
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= min_ff_n40C_1v95 Corner ===================================

Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.047852 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.047852 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.389160 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.389160 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.490723 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.490723 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.045166 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.045166 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.383057 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.383057 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.855469 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.855469 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2277.598633 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2277.598877 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.221191 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.221191 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008326    0.029096    2.726665 2281.947998 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net263 (net)
                      0.029096    0.000000 2281.947998 ^ output263/A (sky130_fd_sc_hd__buf_2)
     1    0.034096    0.127581    0.136424 2282.084473 ^ output263/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.127582    0.000227 2282.084717 ^ io_west_out[8] (out)
                                           2282.084717   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.084717   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.665527   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.047852 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.047852 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.389160 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.389160 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.490723 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.490723 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.045166 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.045166 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.383057 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.383057 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.855469 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.855469 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2277.598633 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2277.598877 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.009000    0.031069    1.622539 2279.221191 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.031069    0.000000 2279.221191 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.006324    0.026413    2.713250 2281.934570 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net231 (net)
                      0.026413    0.000000 2281.934570 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128388    0.136197 2282.070801 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.128389    0.000455 2282.071289 ^ io_south_out[8] (out)
                                           2282.071289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2282.071289   data arrival time
---------------------------------------------------------------------------------------------
                                           5717.678711   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.047852 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.047852 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.389160 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.389160 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.490723 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.490723 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.045166 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.045166 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.383057 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.383057 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.855469 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.855469 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2277.598633 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2277.598877 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.005923    0.027804    2.059778 2279.658447 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net167 (net)
                      0.027804    0.000000 2279.658447 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.127424    0.135969 2279.794434 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.127424    0.000227 2279.794678 ^ io_east_out[8] (out)
                                           2279.794678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.794678   data arrival time
---------------------------------------------------------------------------------------------
                                           5719.955078   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.778320 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.778320 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2264.860596 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2264.860596 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.937500 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.937500 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.187988 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.188232 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.272217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.272217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.509521 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.509521 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2275.625000 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2275.625000 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.263916 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.263916 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006359    0.027426    2.215756 2279.479492 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net237 (net)
                      0.027426    0.000000 2279.479492 ^ output237/A (sky130_fd_sc_hd__buf_2)
     1    0.034100    0.127600    0.135969 2279.615479 ^ output237/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.127601    0.000227 2279.615723 ^ io_west_out[13] (out)
                                           2279.615723   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.615723   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.134277   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.778320 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.778320 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2264.860596 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2264.860596 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.937500 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.937500 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.187988 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.188232 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.272217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.272217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.509521 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.509521 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2275.625000 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2275.625000 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006000    0.027426    1.638909 2277.263916 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.027426    0.000000 2277.263916 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006338    0.027198    2.205979 2279.469727 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net205 (net)
                      0.027198    0.000000 2279.469727 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128386    0.136424 2279.606201 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.128387    0.000455 2279.606689 ^ io_south_out[13] (out)
                                           2279.606689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.606689   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.143555   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.101562 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.101562 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2264.890381 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2264.890381 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.973389 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.973389 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.315674 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.315674 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.229736 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.229736 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.632080 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.632080 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.456543 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.456543 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.277588 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.277588 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006265    0.032691    2.116621 2279.394287 ^ cell0/SBwest_out[14] (fpgacell)
                                                         net238 (net)
                      0.032691    0.000000 2279.394287 ^ output238/A (sky130_fd_sc_hd__buf_2)
     1    0.034128    0.127687    0.137561 2279.531982 ^ output238/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[14] (net)
                      0.127688    0.000227 2279.532227 ^ io_west_out[14] (out)
                                           2279.532227   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.532227   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.217773   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.101562 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.101562 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2264.890381 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2264.890381 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.973389 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.973389 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.315674 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.315674 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.229736 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.229736 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.632080 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.632080 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.456543 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.456543 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.005600    0.032107    1.821263 2277.277588 ^ cell1/SBwest_out[14] (fpgacell)
                                                         bus1_0[14] (net)
                      0.032107    0.000000 2277.277588 ^ cell0/CBeast_in[14] (fpgacell)
     1    0.006562    0.029238    1.988155 2279.265869 ^ cell0/SBsouth_out[14] (fpgacell)
                                                         net206 (net)
                      0.029238    0.000000 2279.265869 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128155    0.136879 2279.402832 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[14] (net)
                      0.128157    0.000455 2279.403320 ^ io_south_out[14] (out)
                                           2279.403320   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.403320   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.347168   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.047852 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.047852 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.389160 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.389160 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.490723 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.490723 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.045166 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.045166 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.383057 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.383057 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.855469 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.855469 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.020978    0.046063    2.743036 2277.598633 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.046063    0.000227 2277.598877 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.006279    0.026353    1.608214 2279.207031 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net217 (net)
                      0.026353    0.000000 2279.207031 ^ output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128388    0.136197 2279.343262 ^ output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.128389    0.000455 2279.343506 ^ io_south_out[24] (out)
                                           2279.343506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.343506   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.406250   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.186279 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.186523 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2264.958252 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2264.958252 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.083008 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.083008 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.407959 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.408203 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.284912 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.284912 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.471680 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.471680 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.242920 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.242920 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.135986 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.135986 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.006303    0.035351    1.983153 2279.119141 ^ cell0/SBwest_out[15] (fpgacell)
                                                         net239 (net)
                      0.035351    0.000000 2279.119141 ^ output239/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.127571    0.138471 2279.257568 ^ output239/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[15] (net)
                      0.127572    0.000227 2279.257812 ^ io_west_out[15] (out)
                                           2279.257812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.257812   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.492188   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.156250 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.156250 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2264.933594 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2264.933594 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.013672 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.013672 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.365234 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.365479 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.384277 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.384277 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.484619 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.484619 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.244873 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.244873 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.152832 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.152832 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.007213    0.037066    1.958824 2279.111816 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net236 (net)
                      0.037066    0.000000 2279.111816 ^ output236/A (sky130_fd_sc_hd__buf_2)
     1    0.034159    0.127788    0.139153 2279.250977 ^ output236/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.127789    0.000227 2279.250977 ^ io_west_out[12] (out)
                                           2279.250977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.250977   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.499023   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.186279 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.186523 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2264.958252 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2264.958252 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.083008 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.083008 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.407959 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.408203 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.284912 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.284912 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.471680 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.471680 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.242920 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.242920 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005200    0.034030    1.893113 2277.135986 ^ cell1/SBwest_out[15] (fpgacell)
                                                         bus1_0[15] (net)
                      0.034030    0.000000 2277.135986 ^ cell0/CBeast_in[15] (fpgacell)
     1    0.005424    0.030477    1.871058 2279.007080 ^ cell0/SBsouth_out[15] (fpgacell)
                                                         net207 (net)
                      0.030477    0.000000 2279.007080 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128378    0.137334 2279.144531 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[15] (net)
                      0.128379    0.000455 2279.145020 ^ io_south_out[15] (out)
                                           2279.145020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2279.145020   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.605469   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.156250 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.156250 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2264.933594 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2264.933594 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.013672 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.013672 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.365234 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.365479 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.384277 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.384277 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.484619 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.484619 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.244873 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.244873 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006500    0.036580    1.908120 2277.152832 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.036580    0.000000 2277.152832 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006262    0.027711    1.708713 2278.861572 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net204 (net)
                      0.027711    0.000000 2278.861572 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128384    0.136652 2278.998291 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.128386    0.000455 2278.998779 ^ io_south_out[12] (out)
                                           2278.998779   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.998779   data arrival time
---------------------------------------------------------------------------------------------
                                           5720.751465   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.303467 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.303467 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.833252 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.833252 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.919434 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.919434 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.180176 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.180176 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.735840 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.735840 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.082275 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.082275 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2274.725342 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2274.725342 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.412354 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.412354 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006238    0.026865    1.950184 2278.362549 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net264 (net)
                      0.026865    0.000000 2278.362549 ^ output264/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127565    0.135742 2278.498291 ^ output264/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.127566    0.000227 2278.498535 ^ io_west_out[9] (out)
                                           2278.498535   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.498535   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.251465   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.303467 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.303467 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.833252 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.833252 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.919434 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.919434 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.180176 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.180176 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.735840 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.735840 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.082275 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.082275 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2274.725342 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2274.725342 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007800    0.029631    1.686885 2276.412354 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.029631    0.000000 2276.412354 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006800    0.026705    1.912440 2278.324707 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net232 (net)
                      0.026705    0.000000 2278.324707 ^ output232/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128387    0.136197 2278.460938 ^ output232/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.128388    0.000455 2278.461426 ^ io_south_out[9] (out)
                                           2278.461426   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2278.461426   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.288574   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.778320 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.778320 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2264.860596 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2264.860596 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.937500 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.937500 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.187988 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.188232 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.272217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.272217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.509521 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.509521 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2275.625000 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2275.625000 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.005816    0.027398    2.058414 2277.683350 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net141 (net)
                      0.027398    0.000000 2277.683350 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.034172    0.127855    0.136197 2277.819580 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.127855    0.000227 2277.819824 ^ io_east_out[13] (out)
                                           2277.819824   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.819824   data arrival time
---------------------------------------------------------------------------------------------
                                           5721.930664   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.101562 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.101562 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2264.890381 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2264.890381 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.973389 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.973389 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.315674 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.315674 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.229736 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.229736 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.632080 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.632080 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.456543 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.456543 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006613    0.029400    2.064553 2277.520996 ^ cell1/CBeast_out[14] (fpgacell)
                                                         net142 (net)
                      0.029400    0.000000 2277.520996 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.127156    0.136424 2277.657471 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[14] (net)
                      0.127156    0.000227 2277.657715 ^ io_east_out[14] (out)
                                           2277.657715   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.657715   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.092285   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.207520 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.207520 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.652344 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.652344 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.701660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.701660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.792236 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.792236 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.291992 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.291992 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.527832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.527832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2273.989258 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2273.989258 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.645264 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.645264 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006303    0.027171    1.844683 2277.489746 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net234 (net)
                      0.027171    0.000000 2277.489746 ^ output234/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.127616    0.135969 2277.625732 ^ output234/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.127616    0.000227 2277.625977 ^ io_west_out[10] (out)
                                           2277.625977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.625977   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.124512   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.207520 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.207520 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.652344 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.652344 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.701660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.701660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.792236 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.792236 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.291992 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.291992 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.527832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.527832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2273.989258 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2273.989258 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006500    0.027965    1.655962 2275.645264 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.027965    0.000000 2275.645264 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007424    0.027054    1.776243 2277.421387 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net202 (net)
                      0.027054    0.000000 2277.421387 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128161    0.136197 2277.557617 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.128162    0.000455 2277.558105 ^ io_south_out[10] (out)
                                           2277.558105   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.558105   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.191895   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.047852 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.047852 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.389160 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.389160 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.490723 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.490723 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.045166 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.045166 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.383057 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.383057 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.855469 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.855469 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005243    0.028244    2.551815 2277.407227 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net185 (net)
                      0.028244    0.000000 2277.407227 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128240    0.136652 2277.543945 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.128241    0.000455 2277.544434 ^ io_north_out[24] (out)
                                           2277.544434   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.544434   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.205566   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.186279 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.186523 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2264.958252 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2264.958252 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.083008 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.083008 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.407959 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.408203 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.284912 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.284912 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.471680 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.471680 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.242920 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.242920 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005806    0.027906    2.121851 2277.364746 ^ cell1/CBeast_out[15] (fpgacell)
                                                         net143 (net)
                      0.027906    0.000000 2277.364746 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.126855    0.135742 2277.500488 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[15] (net)
                      0.126855    0.000227 2277.500732 ^ io_east_out[15] (out)
                                           2277.500732   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.500732   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.249512   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.156250 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.156250 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2264.933594 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2264.933594 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.013672 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.013672 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.365234 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.365479 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.384277 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.384277 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.484619 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.484619 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.244873 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.244873 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006506    0.028413    2.061370 2277.306152 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net140 (net)
                      0.028413    0.000000 2277.306152 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.126945    0.135969 2277.442139 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.126945    0.000227 2277.442383 ^ io_east_out[12] (out)
                                           2277.442383   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.442383   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.308105   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.047852 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.047852 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.389160 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.389160 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.490723 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.490723 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.045166 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.045166 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.383057 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.383057 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.034100    0.079259    2.472461 2274.855469 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.079259    0.000000 2274.855469 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.005916    0.027792    2.442448 2277.297852 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net153 (net)
                      0.027792    0.000000 2277.297852 ^ output153/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.126947    0.135742 2277.433594 ^ output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.126947    0.000227 2277.433838 ^ io_east_out[24] (out)
                                           2277.433838   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.433838   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.316406   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.778320 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.778320 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2264.860596 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2264.860596 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.937500 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.937500 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.187988 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.188232 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.272217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.272217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.509521 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.509521 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.011878    0.034737    2.115485 2275.625000 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.034737    0.000000 2275.625000 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006284    0.027126    1.629815 2277.254639 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net222 (net)
                      0.027126    0.000000 2277.254639 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128386    0.136424 2277.391113 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.128387    0.000455 2277.391602 ^ io_south_out[29] (out)
                                           2277.391602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.391602   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.358398   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.073975 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.073975 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.493408 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.493408 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.565430 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.565430 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.719238 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.719482 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.177490 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.177490 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.315186 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.315186 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2273.826416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2273.826416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.470703 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.470703 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006265    0.027068    1.721446 2277.192139 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net235 (net)
                      0.027068    0.000000 2277.192139 ^ output235/A (sky130_fd_sc_hd__buf_2)
     1    0.034047    0.127411    0.135742 2277.327881 ^ output235/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.127412    0.000227 2277.328125 ^ io_west_out[11] (out)
                                           2277.328125   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.328125   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.421875   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.073975 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.073975 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.493408 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.493408 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.565430 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.565430 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.719238 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.719482 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.177490 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.177490 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.315186 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.315186 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2273.826416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2273.826416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.006900    0.028488    1.644367 2275.470703 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.028488    0.000000 2275.470703 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.005775    0.025426    1.677563 2277.148438 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net203 (net)
                      0.025426    0.000000 2277.148438 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128390    0.135969 2277.284424 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.128391    0.000455 2277.284668 ^ io_south_out[11] (out)
                                           2277.284668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.284668   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.465332   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.101562 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.101562 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2264.890381 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2264.890381 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.973389 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.973389 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.315674 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.315674 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.229736 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.229736 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.632080 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.632080 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.007978    0.031405    1.824446 2275.456543 ^ cell3/SBsouth_out[14] (fpgacell)
                                                         bus3_1[14] (net)
                      0.031405    0.000000 2275.456543 ^ cell1/CBnorth_in[14] (fpgacell)
     1    0.006479    0.029104    1.693934 2277.150391 ^ cell1/SBsouth_out[14] (fpgacell)
                                                         net224 (net)
                      0.029104    0.000000 2277.150391 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128156    0.136879 2277.287354 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[30] (net)
                      0.128157    0.000455 2277.287598 ^ io_south_out[30] (out)
                                           2277.287598   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.287598   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.462402   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.186279 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.186523 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2264.958252 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2264.958252 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.083008 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.083008 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.407959 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.408203 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.284912 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.284912 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.471680 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.471680 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.008578    0.035315    1.771241 2275.242920 ^ cell3/SBsouth_out[15] (fpgacell)
                                                         bus3_1[15] (net)
                      0.035315    0.000000 2275.242920 ^ cell1/CBnorth_in[15] (fpgacell)
     1    0.005379    0.030394    1.783292 2277.026123 ^ cell1/SBsouth_out[15] (fpgacell)
                                                         net225 (net)
                      0.030394    0.000000 2277.026123 ^ output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128378    0.137334 2277.163574 ^ output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[31] (net)
                      0.128379    0.000455 2277.164062 ^ io_south_out[31] (out)
                                           2277.164062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.164062   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.586426   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.156250 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.156250 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2264.933594 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2264.933594 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.013672 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.013672 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.365234 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.365479 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.384277 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.384277 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.484619 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.484619 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.011578    0.035926    1.760100 2275.244873 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.035926    0.000000 2275.244873 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006179    0.027574    1.659146 2276.903809 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net221 (net)
                      0.027574    0.000000 2276.903809 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128385    0.136424 2277.040283 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.128386    0.000455 2277.040771 ^ io_south_out[28] (out)
                                           2277.040771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2277.040771   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.708984   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.303467 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.303467 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.833252 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.833252 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.919434 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.919434 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.180176 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.180176 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.735840 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.735840 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.082275 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.082275 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2274.725342 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2274.725342 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007306    0.029465    2.066827 2276.792236 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net168 (net)
                      0.029465    0.000000 2276.792236 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.033980    0.127156    0.136424 2276.928711 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.127156    0.000227 2276.928955 ^ io_east_out[9] (out)
                                           2276.928955   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.928955   data arrival time
---------------------------------------------------------------------------------------------
                                           5722.820801   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.303467 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.303467 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.833252 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.833252 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.919434 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.919434 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.180176 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.180176 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.735840 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.735840 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.082275 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.082275 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.018478    0.042385    1.643230 2274.725342 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.042385    0.000000 2274.725342 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.007167    0.027194    1.647322 2276.372803 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net218 (net)
                      0.027194    0.000000 2276.372803 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034434    0.128821    0.136652 2276.509521 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.128823    0.000455 2276.509766 ^ io_south_out[25] (out)
                                           2276.509766   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.509766   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.240234   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.207520 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.207520 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.652344 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.652344 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.701660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.701660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.792236 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.792236 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.291992 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.291992 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.527832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.527832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2273.989258 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2273.989258 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.006906    0.028709    2.030220 2276.019531 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net138 (net)
                      0.028709    0.000000 2276.019531 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.126877    0.135969 2276.155273 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.126877    0.000227 2276.155518 ^ io_east_out[10] (out)
                                           2276.155518   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.155518   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.594238   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.101562 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.101562 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2264.890381 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2264.890381 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.973389 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.973389 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.315674 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.315674 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.229736 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.229736 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.632080 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.632080 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.005567    0.027315    2.324214 2275.956299 ^ cell3/CBnorth_out[14] (fpgacell)
                                                         net192 (net)
                      0.027315    0.000000 2275.956299 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.128537    0.136424 2276.092529 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[30] (net)
                      0.128539    0.000455 2276.093018 ^ io_north_out[30] (out)
                                           2276.093018   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.093018   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.656738   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.073975 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.073975 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.493408 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.493408 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.565430 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.565430 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.719238 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.719482 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.177490 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.177490 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.315186 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.315186 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2273.826416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2273.826416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005923    0.027028    2.051593 2275.877930 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net139 (net)
                      0.027028    0.000000 2275.877930 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.127175    0.135742 2276.013672 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.127175    0.000227 2276.013916 ^ io_east_out[11] (out)
                                           2276.013916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2276.013916   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.735840   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.101562 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.101562 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2264.890381 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2264.890381 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.973389 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.973389 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.315674 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.315674 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.229736 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.229736 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.018300    0.050479    2.402203 2273.632080 ^ cell2/CBeast_out[14] (fpgacell)
                                                         bus2_3[14] (net)
                      0.050479    0.000000 2273.632080 ^ cell3/SBwest_in[14] (fpgacell)
     1    0.006614    0.029401    2.217576 2275.849609 ^ cell3/CBeast_out[14] (fpgacell)
                                                         net160 (net)
                      0.029401    0.000000 2275.849609 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.127045    0.136197 2275.985840 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[30] (net)
                      0.127045    0.000227 2275.986084 ^ io_east_out[30] (out)
                                           2275.986084   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.986084   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.764160   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.156250 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.156250 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2264.933594 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2264.933594 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.013672 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.013672 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.365234 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.365479 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.384277 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.384277 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.484619 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.484619 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006130    0.029471    2.332399 2275.817139 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net189 (net)
                      0.029471    0.000000 2275.817139 ^ output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.128101    0.136879 2275.953857 ^ output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.128102    0.000455 2275.954346 ^ io_north_out[28] (out)
                                           2275.954346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.954346   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.795898   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.186279 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.186523 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2264.958252 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2264.958252 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.083008 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.083008 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.407959 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.408203 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.284912 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.284912 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.471680 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.471680 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.006043    0.032306    2.290790 2275.762451 ^ cell3/CBnorth_out[15] (fpgacell)
                                                         net193 (net)
                      0.032306    0.000000 2275.762451 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034327    0.128419    0.138016 2275.900391 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[31] (net)
                      0.128420    0.000455 2275.900879 ^ io_north_out[31] (out)
                                           2275.900879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.900879   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.849121   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.778320 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.778320 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2264.860596 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2264.860596 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.937500 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.937500 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.187988 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.188232 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.272217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.272217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.509521 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.509521 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005330    0.027159    2.230991 2275.740479 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net190 (net)
                      0.027159    0.000000 2275.740479 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034485    0.128997    0.136879 2275.877197 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.128998    0.000455 2275.877686 ^ io_north_out[29] (out)
                                           2275.877686   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.877686   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.872559   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.778320 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.778320 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2264.860596 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2264.860596 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.937500 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.937500 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.187988 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.188232 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.272217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.272217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.017600    0.048735    2.237130 2273.509521 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.048735    0.000000 2273.509521 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.005998    0.027693    2.120714 2275.630127 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net158 (net)
                      0.027693    0.000000 2275.630127 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.033937    0.127005    0.135742 2275.765869 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.127005    0.000227 2275.766113 ^ io_east_out[29] (out)
                                           2275.766113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.766113   data arrival time
---------------------------------------------------------------------------------------------
                                           5723.984375   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.156250 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.156250 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2264.933594 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2264.933594 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.013672 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.013672 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.365234 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.365479 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.384277 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.384277 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.018300    0.049899    2.100478 2273.484619 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.049899    0.000000 2273.484619 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.006723    0.028764    2.125034 2275.609619 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net157 (net)
                      0.028764    0.000000 2275.609619 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034081    0.127519    0.136424 2275.746094 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.127520    0.000227 2275.746338 ^ io_east_out[28] (out)
                                           2275.746338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.746338   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.003906   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.207520 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.207520 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.652344 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.652344 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.701660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.701660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.792236 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.792236 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.291992 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.291992 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.527832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.527832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.018629    0.042236    1.461331 2273.989258 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.042236    0.000000 2273.989258 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.007536    0.027179    1.587523 2275.576660 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net219 (net)
                      0.027179    0.000000 2275.576660 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034329    0.128433    0.136424 2275.713135 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.128435    0.000455 2275.713623 ^ io_south_out[26] (out)
                                           2275.713623   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.713623   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.036621   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.186279 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.186523 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2264.958252 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2264.958252 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.083008 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.083008 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.407959 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.408203 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.284912 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.284912 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.007700    0.031729    2.186880 2273.471680 ^ cell2/CBeast_out[15] (fpgacell)
                                                         bus2_3[15] (net)
                      0.031729    0.000000 2273.471680 ^ cell3/SBwest_in[15] (fpgacell)
     1    0.005934    0.028113    2.078878 2275.550537 ^ cell3/CBeast_out[15] (fpgacell)
                                                         net161 (net)
                      0.028113    0.000000 2275.550537 ^ output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034143    0.127748    0.136424 2275.687012 ^ output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[31] (net)
                      0.127749    0.000227 2275.687256 ^ io_east_out[31] (out)
                                           2275.687256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.687256   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.062988   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.073975 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.073975 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.493408 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.493408 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.565430 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.565430 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.719238 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.719482 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.177490 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.177490 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.315186 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.315186 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.010478    0.031784    1.511125 2273.826416 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.031784    0.000000 2273.826416 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.005832    0.025501    1.599574 2275.426025 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net220 (net)
                      0.025501    0.000000 2275.426025 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128165    0.135742 2275.561768 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.128166    0.000455 2275.562256 ^ io_south_out[27] (out)
                                           2275.562256   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.562256   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.187988   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.303467 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.303467 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.833252 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.833252 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.919434 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.919434 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.180176 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.180176 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.735840 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.735840 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.082275 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.082275 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.005567    0.030218    2.257366 2275.339600 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net186 (net)
                      0.030218    0.000000 2275.339600 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.128099    0.137106 2275.476562 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.128101    0.000455 2275.477051 ^ io_north_out[25] (out)
                                           2275.477051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.477051   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.272949   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.303467 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.303467 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.833252 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.833252 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.919434 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.919434 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.180176 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.180176 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.735840 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.735840 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.019600    0.052059    2.346269 2273.082275 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.052059    0.000000 2273.082275 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.007226    0.029345    2.042953 2275.125244 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net154 (net)
                      0.029345    0.000000 2275.125244 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.033949    0.127045    0.136197 2275.261475 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.127045    0.000227 2275.261475 ^ io_east_out[25] (out)
                                           2275.261475   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.261475   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.488281   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.047852 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.047852 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.389160 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.389160 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.490723 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.490723 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.045166 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.045166 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.383057 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.383057 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008370    0.029145    2.726665 2275.109619 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net249 (net)
                      0.029145    0.000000 2275.109619 ^ output249/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.127605    0.136652 2275.246338 ^ output249/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.127606    0.000227 2275.246582 ^ io_west_out[24] (out)
                                           2275.246582   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.246582   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.503418   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006515    0.030394    9.940550 2263.047852 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.030394    0.000000 2263.047852 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.020615    0.045592    2.341494 2265.389160 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.045592    0.000000 2265.389160 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.034100    0.079259    2.101388 2267.490723 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.079259    0.000000 2267.490723 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.006870    0.030951    2.554543 2270.045166 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.030951    0.000000 2270.045166 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.009000    0.031069    2.337856 2272.383057 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.031069    0.000000 2272.383057 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.005157    0.028089    2.540219 2274.923340 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net199 (net)
                      0.028089    0.000000 2274.923340 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.128116    0.136424 2275.059570 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.128117    0.000455 2275.060059 ^ io_north_out[8] (out)
                                           2275.060059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2275.060059   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.689941   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.207520 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.207520 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.652344 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.652344 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.701660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.701660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.792236 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.792236 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.291992 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.291992 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.527832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.527832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007430    0.032992    2.087290 2274.615234 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net187 (net)
                      0.032992    0.000000 2274.615234 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128228    0.138016 2274.753174 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.128229    0.000455 2274.753662 ^ io_north_out[26] (out)
                                           2274.753662   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.753662   data arrival time
---------------------------------------------------------------------------------------------
                                           5724.996582   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.073975 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.073975 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.493408 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.493408 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.565430 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.565430 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.719238 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.719482 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.177490 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.177490 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.315186 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.315186 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.006105    0.030826    2.129354 2274.444580 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net188 (net)
                      0.030826    0.000000 2274.444580 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128233    0.137334 2274.582031 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.128235    0.000455 2274.582520 ^ io_north_out[27] (out)
                                           2274.582520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.582520   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.167480   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.207520 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.207520 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.652344 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.652344 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.701660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.701660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.792236 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.792236 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.291992 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.291992 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.019100    0.051107    2.235765 2272.527832 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051107    0.000000 2272.527832 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.007026    0.028905    1.888111 2274.416016 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net155 (net)
                      0.028905    0.000000 2274.416016 ^ output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034019    0.127299    0.136197 2274.552246 ^ output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.127299    0.000227 2274.552490 ^ io_east_out[26] (out)
                                           2274.552490   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.552490   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.197266   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.073975 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.073975 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.493408 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.493408 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.565430 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.565430 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.719238 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.719482 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.177490 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.177490 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.018900    0.050708    2.137767 2272.315186 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.050708    0.000000 2272.315186 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.005726    0.026683    1.943818 2274.259033 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net156 (net)
                      0.026683    0.000000 2274.259033 ^ output156/A (sky130_fd_sc_hd__buf_2)
     1    0.033914    0.126926    0.135287 2274.394287 ^ output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.126926    0.000227 2274.394531 ^ io_east_out[27] (out)
                                           2274.394531   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2274.394531   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.355469   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.101562 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.101562 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2264.890381 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2264.890381 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.973389 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.973389 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.315674 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.315674 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.229736 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.229736 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.005643    0.027456    2.490424 2273.720215 ^ cell2/CBnorth_out[14] (fpgacell)
                                                         net174 (net)
                      0.027456    0.000000 2273.720215 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128241    0.136424 2273.856689 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[14] (net)
                      0.128243    0.000455 2273.857178 ^ io_north_out[14] (out)
                                           2273.857178   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.857178   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.893066   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.186279 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.186523 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2264.958252 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2264.958252 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.083008 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.083008 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.407959 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.408203 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.284912 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.284912 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.005967    0.032190    2.395837 2273.680664 ^ cell2/CBnorth_out[15] (fpgacell)
                                                         net175 (net)
                      0.032190    0.000000 2273.680664 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.128094    0.137788 2273.818359 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[15] (net)
                      0.128096    0.000455 2273.818848 ^ io_north_out[15] (out)
                                           2273.818848   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.818848   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.931641   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.156250 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.156250 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2264.933594 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2264.933594 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.013672 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.013672 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.365234 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.365479 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.384277 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.384277 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.006205    0.029588    2.289653 2273.673828 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net172 (net)
                      0.029588    0.000000 2273.673828 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.128101    0.136879 2273.810791 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.128102    0.000455 2273.811279 ^ io_north_out[12] (out)
                                           2273.811279   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.811279   data arrival time
---------------------------------------------------------------------------------------------
                                           5725.938477   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.778320 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.778320 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2264.860596 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2264.860596 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.937500 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.937500 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.187988 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.188232 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.272217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.272217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.005367    0.027226    2.329443 2273.601807 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net173 (net)
                      0.027226    0.000000 2273.601807 ^ output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128242    0.136197 2273.738037 ^ output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.128243    0.000455 2273.738525 ^ io_north_out[13] (out)
                                           2273.738525   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.738525   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.011230   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017115    0.046012    9.671112 2262.778320 ^ cell0/CBnorth_out[13] (fpgacell)
                                                         bus0_2[13] (net)
                      0.046012    0.000000 2262.778320 ^ cell2/SBsouth_in[13] (fpgacell)
     1    0.011515    0.034304    2.082288 2264.860596 ^ cell2/SBsouth_out[13] (fpgacell)
                                                         bus2_0[13] (net)
                      0.034304    0.000000 2264.860596 ^ cell0/CBnorth_in[13] (fpgacell)
     1    0.017600    0.048735    2.076831 2266.937500 ^ cell0/CBeast_out[13] (fpgacell)
                                                         bus0_1[13] (net)
                      0.048735    0.000000 2266.937500 ^ cell1/SBwest_in[13] (fpgacell)
     1    0.017527    0.046720    2.250545 2269.187988 ^ cell1/CBnorth_out[13] (fpgacell)
                                                         bus1_3[13] (net)
                      0.046720    0.000227 2269.188232 ^ cell3/SBsouth_in[13] (fpgacell)
     1    0.006000    0.027426    2.084107 2271.272217 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.027426    0.000000 2271.272217 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.006394    0.027471    2.215756 2273.488037 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net254 (net)
                      0.027471    0.000000 2273.488037 ^ output254/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.127634    0.135969 2273.624023 ^ output254/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.127635    0.000227 2273.624268 ^ io_west_out[29] (out)
                                           2273.624268   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.624268   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.125977   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.017815    0.047816   10.049007 2263.156250 ^ cell0/CBnorth_out[12] (fpgacell)
                                                         bus0_2[12] (net)
                      0.047816    0.000000 2263.156250 ^ cell2/SBsouth_in[12] (fpgacell)
     1    0.011215    0.035348    1.777380 2264.933594 ^ cell2/SBsouth_out[12] (fpgacell)
                                                         bus2_0[12] (net)
                      0.035348    0.000000 2264.933594 ^ cell0/CBnorth_in[12] (fpgacell)
     1    0.018300    0.049899    2.080014 2267.013672 ^ cell0/CBeast_out[12] (fpgacell)
                                                         bus0_1[12] (net)
                      0.049899    0.000000 2267.013672 ^ cell1/SBwest_in[12] (fpgacell)
     1    0.018227    0.048519    2.351726 2269.365234 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.048519    0.000227 2269.365479 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.006500    0.036580    2.018624 2271.384277 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.036580    0.000000 2271.384277 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.007014    0.036775    1.958597 2273.342773 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net253 (net)
                      0.036775    0.000000 2273.342773 ^ output253/A (sky130_fd_sc_hd__buf_2)
     1    0.034050    0.127398    0.138698 2273.481445 ^ output253/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.127399    0.000227 2273.481689 ^ io_west_out[28] (out)
                                           2273.481689   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.481689   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.268555   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.016715    0.045129    9.994437 2263.101562 ^ cell0/CBnorth_out[14] (fpgacell)
                                                         bus0_2[14] (net)
                      0.045129    0.000000 2263.101562 ^ cell2/SBsouth_in[14] (fpgacell)
     1    0.007615    0.030904    1.788749 2264.890381 ^ cell2/SBsouth_out[14] (fpgacell)
                                                         bus2_0[14] (net)
                      0.030904    0.000000 2264.890381 ^ cell0/CBnorth_in[14] (fpgacell)
     1    0.018300    0.050479    2.082970 2266.973389 ^ cell0/CBeast_out[14] (fpgacell)
                                                         bus0_1[14] (net)
                      0.050479    0.000000 2266.973389 ^ cell1/SBwest_in[14] (fpgacell)
     1    0.017127    0.045837    2.342404 2269.315674 ^ cell1/CBnorth_out[14] (fpgacell)
                                                         bus1_3[14] (net)
                      0.045837    0.000000 2269.315674 ^ cell3/SBsouth_in[14] (fpgacell)
     1    0.005600    0.032107    1.914032 2271.229736 ^ cell3/SBwest_out[14] (fpgacell)
                                                         bus3_2[14] (net)
                      0.032107    0.000000 2271.229736 ^ cell2/CBeast_in[14] (fpgacell)
     1    0.006342    0.032806    2.116621 2273.346436 ^ cell2/SBwest_out[14] (fpgacell)
                                                         net256 (net)
                      0.032806    0.000000 2273.346436 ^ output256/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.127561    0.137561 2273.483887 ^ output256/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[30] (net)
                      0.127562    0.000227 2273.484131 ^ io_west_out[30] (out)
                                           2273.484131   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.484131   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.266113   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.303467 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.303467 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.833252 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.833252 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.919434 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.919434 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.180176 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.180176 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.735840 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.735840 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.005508    0.030109    2.541128 2273.277100 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net200 (net)
                      0.030109    0.000000 2273.277100 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128235    0.137106 2273.414062 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.128236    0.000455 2273.414551 ^ io_north_out[9] (out)
                                           2273.414551   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.414551   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.335449   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.028015    0.067104   10.079021 2263.186279 ^ cell0/CBnorth_out[15] (fpgacell)
                                                         bus0_2[15] (net)
                      0.067104    0.000227 2263.186523 ^ cell2/SBsouth_in[15] (fpgacell)
     1    0.008215    0.034829    1.771696 2264.958252 ^ cell2/SBsouth_out[15] (fpgacell)
                                                         bus2_0[15] (net)
                      0.034829    0.000000 2264.958252 ^ cell0/CBnorth_in[15] (fpgacell)
     1    0.007700    0.031729    2.124807 2267.083008 ^ cell0/CBeast_out[15] (fpgacell)
                                                         bus0_1[15] (net)
                      0.031729    0.000000 2267.083008 ^ cell1/SBwest_in[15] (fpgacell)
     1    0.028361    0.067699    2.325123 2269.407959 ^ cell1/CBnorth_out[15] (fpgacell)
                                                         bus1_3[15] (net)
                      0.067699    0.000227 2269.408203 ^ cell3/SBsouth_in[15] (fpgacell)
     1    0.005200    0.034030    1.876515 2271.284912 ^ cell3/SBwest_out[15] (fpgacell)
                                                         bus3_2[15] (net)
                      0.034030    0.000000 2271.284912 ^ cell2/CBeast_in[15] (fpgacell)
     1    0.006270    0.035304    1.983153 2273.268066 ^ cell2/SBwest_out[15] (fpgacell)
                                                         net257 (net)
                      0.035304    0.000000 2273.268066 ^ output257/A (sky130_fd_sc_hd__buf_2)
     1    0.034135    0.127706    0.138471 2273.406494 ^ output257/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[31] (net)
                      0.127707    0.000227 2273.406738 ^ io_west_out[31] (out)
                                           2273.406738   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2273.406738   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.343262   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.207520 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.207520 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.652344 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.652344 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.701660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.701660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.792236 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.792236 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.291992 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.291992 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007505    0.033105    2.416073 2272.708252 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net170 (net)
                      0.033105    0.000000 2272.708252 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128228    0.138016 2272.846191 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.128229    0.000455 2272.846680 ^ io_north_out[10] (out)
                                           2272.846680   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.846680   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.903809   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007215    0.032816   10.196345 2263.303467 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.032816    0.000000 2263.303467 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.018115    0.041906    1.529770 2264.833252 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.041906    0.000000 2264.833252 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.019600    0.052059    2.086154 2266.919434 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.052059    0.000000 2266.919434 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.007570    0.033358    2.260777 2269.180176 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.033358    0.000000 2269.180176 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.007800    0.029631    1.555691 2270.735840 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.029631    0.000000 2270.735840 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.006342    0.027001    1.950411 2272.686279 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net250 (net)
                      0.027001    0.000000 2272.686279 ^ output250/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.127616    0.135969 2272.822266 ^ output250/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.127617    0.000227 2272.822510 ^ io_west_out[25] (out)
                                           2272.822510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.822510   data arrival time
---------------------------------------------------------------------------------------------
                                           5726.927246   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.073975 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.073975 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.493408 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.493408 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.565430 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.565430 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.719238 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.719482 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.177490 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.177490 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006225    0.031010    2.302841 2272.480469 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net171 (net)
                      0.031010    0.000000 2272.480469 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128233    0.137334 2272.617676 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.128234    0.000455 2272.618164 ^ io_north_out[11] (out)
                                           2272.618164   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.618164   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.131836   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008915    0.035117   10.100393 2263.207520 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.035117    0.000000 2263.207520 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.018215    0.041686    1.444732 2264.652344 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.041686    0.000000 2264.652344 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.019100    0.051107    2.049319 2266.701660 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051107    0.000000 2266.701660 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.009327    0.035673    2.090474 2268.792236 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.035673    0.000000 2268.792236 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.006500    0.027965    1.499984 2270.291992 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.027965    0.000000 2270.291992 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.006294    0.027161    1.844683 2272.136719 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net251 (net)
                      0.027161    0.000000 2272.136719 ^ output251/A (sky130_fd_sc_hd__buf_2)
     1    0.034142    0.127751    0.135969 2272.272705 ^ output251/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.127751    0.000227 2272.272949 ^ io_west_out[26] (out)
                                           2272.272949   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.272949   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.477051   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.021015    0.053973    9.966698 2263.073975 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.053973    0.000000 2263.073975 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.010115    0.031060    1.419494 2264.493408 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.031060    0.000000 2264.493408 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.018900    0.050708    2.072056 2266.565430 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.050708    0.000000 2266.565430 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.021370    0.054573    2.153683 2268.719238 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.054573    0.000227 2268.719482 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.006900    0.028488    1.458147 2270.177490 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.028488    0.000000 2270.177490 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.006307    0.027122    1.721446 2271.898926 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net252 (net)
                      0.027122    0.000000 2271.898926 ^ output252/A (sky130_fd_sc_hd__buf_2)
     1    0.034164    0.127829    0.135969 2272.034912 ^ output252/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.127830    0.000227 2272.035156 ^ io_west_out[27] (out)
                                           2272.035156   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2272.035156   data arrival time
---------------------------------------------------------------------------------------------
                                           5727.714844   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008000    0.039027    9.938276 2263.045410 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net223 (net)
                      0.039027    0.000000 2263.045410 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128357    0.140062 2263.185547 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.128358    0.000455 2263.186035 ^ io_south_out[2] (out)
                                           2263.186035   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.186035   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.564453   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.008793    0.037894    9.875521 2262.982666 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net255 (net)
                      0.037894    0.000000 2262.982666 ^ output255/A (sky130_fd_sc_hd__buf_2)
     1    0.034223    0.128019    0.139380 2263.122070 ^ output255/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.128020    0.000227 2263.122314 ^ io_west_out[2] (out)
                                           2263.122314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2263.122314   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.627930   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006439    0.034646    9.743190 2262.850342 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net261 (net)
                      0.034646    0.000000 2262.850342 ^ output261/A (sky130_fd_sc_hd__buf_2)
     1    0.034049    0.127400    0.138016 2262.988525 ^ output261/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.127401    0.000227 2262.988525 ^ io_west_out[6] (out)
                                           2262.988525   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.988525   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.761719   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006452    0.034655    9.708629 2262.815918 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net233 (net)
                      0.034655    0.000000 2262.815918 ^ output233/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.127557    0.138243 2262.954102 ^ output233/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.127557    0.000227 2262.954346 ^ io_west_out[0] (out)
                                           2262.954346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.954346   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.795898   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006265    0.028348    9.586757 2262.693848 ^ cell0/SBwest_out[3] (fpgacell)
                                                         net258 (net)
                      0.028348    0.000000 2262.693848 ^ output258/A (sky130_fd_sc_hd__buf_2)
     1    0.034105    0.127614    0.136197 2262.830078 ^ output258/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.127614    0.000227 2262.830322 ^ io_west_out[3] (out)
                                           2262.830322   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.830322   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.919922   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005791    0.036217    9.553787 2262.660889 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net229 (net)
                      0.036217    0.000000 2262.660889 ^ output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034326    0.128401    0.139153 2262.800049 ^ output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.128403    0.000455 2262.800537 ^ io_south_out[6] (out)
                                           2262.800537   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.800537   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.949707   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005424    0.026602    9.527412 2262.634521 ^ cell0/SBsouth_out[3] (fpgacell)
                                                         net226 (net)
                      0.026602    0.000000 2262.634521 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128162    0.135969 2262.770508 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.128163    0.000455 2262.770996 ^ io_south_out[3] (out)
                                           2262.770996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.770996   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.979004   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006138    0.027899    9.530368 2262.637451 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net244 (net)
                      0.027899    0.000000 2262.637451 ^ output244/A (sky130_fd_sc_hd__buf_2)
     1    0.034040    0.127384    0.135969 2262.773438 ^ output244/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.127385    0.000227 2262.773682 ^ io_west_out[1] (out)
                                           2262.773682   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.773682   data arrival time
---------------------------------------------------------------------------------------------
                                           5736.976562   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006124    0.027197    9.487394 2262.594482 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net212 (net)
                      0.027197    0.000000 2262.594482 ^ output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128386    0.136424 2262.730957 ^ output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.128387    0.000455 2262.731445 ^ io_south_out[1] (out)
                                           2262.731445   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.731445   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.018555   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.007862    0.029954    9.464430 2262.571533 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net201 (net)
                      0.029954    0.000000 2262.571533 ^ output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128154    0.137106 2262.708740 ^ output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.128155    0.000455 2262.709229 ^ io_south_out[0] (out)
                                           2262.709229   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.709229   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.041016   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006318    0.027210    9.427140 2262.534424 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net260 (net)
                      0.027210    0.000000 2262.534424 ^ output260/A (sky130_fd_sc_hd__buf_2)
     1    0.034093    0.127574    0.135969 2262.670410 ^ output260/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.127575    0.000227 2262.670654 ^ io_west_out[5] (out)
                                           2262.670654   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.670654   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.079590   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005362    0.024310    9.353699 2262.460938 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net228 (net)
                      0.024310    0.000000 2262.460938 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128393    0.135515 2262.596436 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.128394    0.000455 2262.596924 ^ io_south_out[5] (out)
                                           2262.596924   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.596924   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.153320   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005965    0.025700    9.357336 2262.464600 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net259 (net)
                      0.025700    0.000000 2262.464600 ^ output259/A (sky130_fd_sc_hd__buf_2)
     1    0.034090    0.127568    0.135515 2262.600098 ^ output259/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.127569    0.000227 2262.600342 ^ io_west_out[4] (out)
                                           2262.600342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.600342   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.149902   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005375    0.024477    9.337328 2262.444580 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net227 (net)
                      0.024477    0.000000 2262.444580 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128392    0.135515 2262.580078 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.128394    0.000455 2262.580566 ^ io_south_out[4] (out)
                                           2262.580566   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.580566   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.169434   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.006819    0.028949    9.330051 2262.437256 ^ cell0/SBwest_out[7] (fpgacell)
                                                         net262 (net)
                      0.028949    0.000000 2262.437256 ^ output262/A (sky130_fd_sc_hd__buf_2)
     1    0.034168    0.127841    0.136652 2262.573975 ^ output262/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.127842    0.000227 2262.574219 ^ io_west_out[7] (out)
                                           2262.574219   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.574219   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.175781   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.022400    0.051977    1.888338 2253.107178 ^ cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.051977    0.000000 2253.107178 ^ cell0/CBeast_in[7] (fpgacell)
     1    0.005762    0.025864    9.255700 2262.362793 ^ cell0/SBsouth_out[7] (fpgacell)
                                                         net230 (net)
                      0.025864    0.000000 2262.362793 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128164    0.135742 2262.498535 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.128165    0.000455 2262.499023 ^ io_south_out[7] (out)
                                           2262.499023   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2262.499023   data arrival time
---------------------------------------------------------------------------------------------
                                           5737.250977   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005645    0.026680    2.181878 2253.400635 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net166 (net)
                      0.026680    0.000000 2253.400635 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.034082    0.127531    0.135742 2253.536377 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.127531    0.000227 2253.536621 ^ io_east_out[7] (out)
                                           2253.536621   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.536621   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.213379   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.013878    0.036733    1.813305 2251.218750 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.036733    0.000000 2251.218750 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.005679    0.025753    1.794206 2253.013184 ^ cell1/SBsouth_out[7] (fpgacell)
                                                         net216 (net)
                      0.025753    0.000000 2253.013184 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128164    0.135742 2253.148926 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.128165    0.000455 2253.149170 ^ io_south_out[23] (out)
                                           2253.149170   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2253.149170   data arrival time
---------------------------------------------------------------------------------------------
                                           5746.600586   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005367    0.027859    2.441993 2251.847656 ^ cell3/CBnorth_out[7] (fpgacell)
                                                         net184 (net)
                      0.027859    0.000000 2251.847656 ^ output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128240    0.136424 2251.983887 ^ output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.128242    0.000455 2251.984375 ^ io_north_out[23] (out)
                                           2251.984375   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2251.984375   data arrival time
---------------------------------------------------------------------------------------------
                                           5747.765625   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.022500    0.057398    9.672477 2249.405518 ^ cell2/CBeast_out[7] (fpgacell)
                                                         bus2_3[7] (net)
                      0.057398    0.000000 2249.405518 ^ cell3/SBwest_in[7] (fpgacell)
     1    0.005835    0.027036    2.185516 2251.591064 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net152 (net)
                      0.027036    0.000000 2251.591064 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034064    0.127466    0.135742 2251.726807 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.127466    0.000227 2251.727051 ^ io_east_out[23] (out)
                                           2251.727051   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2251.727051   data arrival time
---------------------------------------------------------------------------------------------
                                           5748.022949   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006317    0.028827   10.217491 2249.950684 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net191 (net)
                      0.028827    0.000000 2249.950684 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128238    0.136879 2250.087402 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.128240    0.000455 2250.087891 ^ io_north_out[2] (out)
                                           2250.087891   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.087891   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.662109   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005246    0.028698   10.211579 2249.944580 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net169 (net)
                      0.028698    0.000000 2249.944580 ^ output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128238    0.136652 2250.081299 ^ output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.128240    0.000455 2250.081787 ^ io_north_out[0] (out)
                                           2250.081787   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2250.081787   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.668457   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.004967    0.027191   10.096301 2249.829346 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net180 (net)
                      0.027191    0.000000 2249.829346 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.128107    0.136197 2249.965576 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.128108    0.000455 2249.966064 ^ io_north_out[1] (out)
                                           2249.966064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.966064   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.783691   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005649    0.028604   10.058784 2249.791748 ^ cell2/CBnorth_out[3] (fpgacell)
                                                         net194 (net)
                      0.028604    0.000000 2249.791748 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034500    0.129049    0.137334 2249.929199 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.129050    0.000455 2249.929688 ^ io_north_out[3] (out)
                                           2249.929688   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.929688   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.820312   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006528    0.029731   10.042641 2249.775635 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net195 (net)
                      0.029731    0.000000 2249.775635 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128236    0.137106 2249.912842 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.128237    0.000455 2249.913330 ^ io_north_out[4] (out)
                                           2249.913330   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.913330   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.836426   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006005    0.029273   10.025588 2249.758789 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net196 (net)
                      0.029273    0.000000 2249.758789 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.128101    0.136879 2249.895508 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.128103    0.000455 2249.895996 ^ io_north_out[5] (out)
                                           2249.895996   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.895996   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.854004   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005495    0.028095    9.904170 2249.637207 ^ cell2/CBnorth_out[7] (fpgacell)
                                                         net198 (net)
                      0.028095    0.000000 2249.637207 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034496    0.129034    0.137106 2249.774414 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.129036    0.000455 2249.774902 ^ io_north_out[7] (out)
                                           2249.774902   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.774902   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.975098   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.005567    0.028025    9.887572 2249.620605 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net197 (net)
                      0.028025    0.000000 2249.620605 ^ output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128240    0.136424 2249.757080 ^ output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.128242    0.000455 2249.757568 ^ io_north_out[6] (out)
                                           2249.757568   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.757568   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.992676   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008842    0.037951    9.878932 2249.612061 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net242 (net)
                      0.037951    0.000000 2249.612061 ^ output242/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.127369    0.139153 2249.751221 ^ output242/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.127369    0.000227 2249.751465 ^ io_west_out[18] (out)
                                           2249.751465   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.751465   data arrival time
---------------------------------------------------------------------------------------------
                                           5749.998535   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006534    0.034786    9.746600 2249.479736 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net247 (net)
                      0.034786    0.000000 2249.479736 ^ output247/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.127784    0.138471 2249.618164 ^ output247/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.127785    0.000227 2249.618408 ^ io_west_out[22] (out)
                                           2249.618408   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.618408   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.131836   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006194    0.034274    9.711357 2249.444336 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net240 (net)
                      0.034274    0.000000 2249.444336 ^ output240/A (sky130_fd_sc_hd__buf_2)
     1    0.034134    0.127705    0.138243 2249.582764 ^ output240/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.127705    0.000227 2249.583008 ^ io_west_out[16] (out)
                                           2249.583008   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.583008   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.166992   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006294    0.028385    9.589940 2249.322998 ^ cell2/SBwest_out[3] (fpgacell)
                                                         net243 (net)
                      0.028385    0.000000 2249.322998 ^ output243/A (sky130_fd_sc_hd__buf_2)
     1    0.034103    0.127607    0.136197 2249.459229 ^ output243/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.127608    0.000227 2249.459473 ^ io_west_out[19] (out)
                                           2249.459473   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.459473   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.290527   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006242    0.028066    9.533778 2249.266846 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net241 (net)
                      0.028066    0.000000 2249.266846 ^ output241/A (sky130_fd_sc_hd__buf_2)
     1    0.034156    0.127800    0.136424 2249.403320 ^ output241/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.127801    0.000227 2249.403564 ^ io_west_out[17] (out)
                                           2249.403564   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.403564   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.346680   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006294    0.027180    9.430324 2249.163330 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net246 (net)
                      0.027180    0.000000 2249.163330 ^ output246/A (sky130_fd_sc_hd__buf_2)
     1    0.034144    0.127759    0.135969 2249.299316 ^ output246/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.127760    0.000227 2249.299561 ^ io_west_out[21] (out)
                                           2249.299561   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.299561   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.450684   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006011    0.025760    9.360747 2249.093750 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net245 (net)
                      0.025760    0.000000 2249.093750 ^ output245/A (sky130_fd_sc_hd__buf_2)
     1    0.034245    0.128127    0.135742 2249.229492 ^ output245/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.128128    0.000227 2249.229736 ^ io_west_out[20] (out)
                                           2249.229736   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.229736   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.520508   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.012400    0.044983    1.476792 2239.733154 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.044983    0.000000 2239.733154 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006634    0.028715    9.333008 2249.066162 ^ cell2/SBwest_out[7] (fpgacell)
                                                         net248 (net)
                      0.028715    0.000000 2249.066162 ^ output248/A (sky130_fd_sc_hd__buf_2)
     1    0.034042    0.127391    0.136197 2249.202393 ^ output248/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.127391    0.000227 2249.202637 ^ io_west_out[23] (out)
                                           2249.202637   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2249.202637   data arrival time
---------------------------------------------------------------------------------------------
                                           5750.547852   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005526    0.038086    1.703484 2239.959717 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net151 (net)
                      0.038086    0.000000 2239.959717 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.033921    0.126887    0.138925 2240.098633 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.126922    0.000227 2240.098877 ^ io_east_out[22] (out)
                                           2240.098877   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.098877   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.650879   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007570    0.031272    2.107299 2238.256348 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.031272    0.000000 2238.256348 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.005530    0.027958    1.625040 2239.881348 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net183 (net)
                      0.027958    0.000000 2239.881348 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128240    0.136424 2240.017822 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.128242    0.000455 2240.018311 ^ io_north_out[22] (out)
                                           2240.018311   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.018311   data arrival time
---------------------------------------------------------------------------------------------
                                           5759.731934   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005713    0.038850    2.224397 2238.373291 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net165 (net)
                      0.038850    0.000000 2238.373291 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.033983    0.127111    0.139153 2238.512451 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.127147    0.000227 2238.512695 ^ io_east_out[6] (out)
                                           2238.512695   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.512695   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.237305   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.011700    0.035512    1.472927 2224.326172 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.035512    0.000000 2224.326172 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.036100    0.181432   10.087661 2234.413818 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.181432    0.000000 2234.413818 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.018178    0.066937    1.735089 2236.148926 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.066937    0.000000 2236.148926 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.005684    0.035993    1.773060 2237.922119 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net215 (net)
                      0.035993    0.000000 2237.922119 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128364    0.139153 2238.061279 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.128365    0.000455 2238.061768 ^ io_south_out[22] (out)
                                           2238.061768   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2238.061768   data arrival time
---------------------------------------------------------------------------------------------
                                           5761.687988   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.005930    0.029156    2.057050 2224.910400 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net182 (net)
                      0.029156    0.000000 2224.910400 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034240    0.128113    0.136879 2225.047363 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.128115    0.000455 2225.047607 ^ io_north_out[21] (out)
                                           2225.047607   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2225.047607   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.702148   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.007286    0.031289    2.377874 2222.853271 ^ cell1/CBnorth_out[5] (fpgacell)
                                                         bus1_3[5] (net)
                      0.031289    0.000000 2222.853271 ^ cell3/SBsouth_in[5] (fpgacell)
     1    0.006429    0.028011    1.859917 2224.713135 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net150 (net)
                      0.028011    0.000000 2224.713135 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.033993    0.127205    0.135969 2224.849121 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.127205    0.000227 2224.849365 ^ io_east_out[21] (out)
                                           2224.849365   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2224.849365   data arrival time
---------------------------------------------------------------------------------------------
                                           5774.900391   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006306    0.027811    2.179149 2222.654541 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net164 (net)
                      0.027811    0.000000 2222.654541 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.033895    0.126855    0.135742 2222.790283 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.126856    0.000227 2222.790527 ^ io_east_out[5] (out)
                                           2222.790527   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.790527   data arrival time
---------------------------------------------------------------------------------------------
                                           5776.959473   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.009900    0.031950    1.469516 2208.803711 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.031950    0.000000 2208.803711 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.030400    0.072081    9.845053 2218.648682 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.072081    0.000000 2218.648682 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.017929    0.041277    1.826493 2220.475098 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.041277    0.000227 2220.475342 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.005279    0.024197    1.706894 2222.182373 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net214 (net)
                      0.024197    0.000000 2222.182373 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128393    0.135515 2222.317871 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.128394    0.000455 2222.318359 ^ io_south_out[21] (out)
                                           2222.318359   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2222.318359   data arrival time
---------------------------------------------------------------------------------------------
                                           5777.431641   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006448    0.029603    2.133447 2209.467529 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net181 (net)
                      0.029603    0.000000 2209.467529 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034492    0.129017    0.137561 2209.605225 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.129019    0.000455 2209.605713 ^ io_north_out[20] (out)
                                           2209.605713   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.605713   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.144531   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.007778    0.031685    2.359684 2207.334229 ^ cell1/CBnorth_out[4] (fpgacell)
                                                         bus1_3[4] (net)
                      0.031685    0.000000 2207.334229 ^ cell3/SBsouth_in[4] (fpgacell)
     1    0.006426    0.028225    1.921990 2209.256104 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net149 (net)
                      0.028225    0.000000 2209.256104 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.033953    0.127062    0.135969 2209.392090 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.127063    0.000227 2209.392334 ^ io_east_out[20] (out)
                                           2209.392334   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2209.392334   data arrival time
---------------------------------------------------------------------------------------------
                                           5790.357910   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006506    0.028353    2.146180 2207.120605 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net163 (net)
                      0.028353    0.000000 2207.120605 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.033973    0.127135    0.135969 2207.256592 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.127135    0.000227 2207.256836 ^ io_east_out[4] (out)
                                           2207.256836   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2207.256836   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.493164   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.017900    0.045535    1.467697 2193.255371 ^ cell3/SBwest_out[3] (fpgacell)
                                                         bus3_2[3] (net)
                      0.045535    0.000000 2193.255371 ^ cell2/CBeast_in[3] (fpgacell)
     1    0.032300    0.075712    9.837322 2203.092773 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.075712    0.000000 2203.092773 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.017929    0.041392    1.881517 2204.974121 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.041392    0.000227 2204.974365 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.005432    0.024553    1.655735 2206.630127 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net213 (net)
                      0.024553    0.000000 2206.630127 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128167    0.135515 2206.765625 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.128168    0.000455 2206.766113 ^ io_south_out[20] (out)
                                           2206.766113   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2206.766113   data arrival time
---------------------------------------------------------------------------------------------
                                           5792.983887   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.005530    0.028384    1.944955 2193.732666 ^ cell3/CBnorth_out[3] (fpgacell)
                                                         net179 (net)
                      0.028384    0.000000 2193.732666 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128239    0.136652 2193.869385 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.128241    0.000455 2193.869873 ^ io_north_out[19] (out)
                                           2193.869873   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.869873   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.880371   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.006678    0.030273    2.357865 2191.787598 ^ cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.030273    0.000000 2191.787598 ^ cell3/SBsouth_in[3] (fpgacell)
     1    0.013216    0.039405    1.863782 2193.651367 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net147 (net)
                      0.039405    0.000000 2193.651367 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.126875    0.139153 2193.790527 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.126911    0.000227 2193.790771 ^ io_east_out[19] (out)
                                           2193.790771   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2193.790771   data arrival time
---------------------------------------------------------------------------------------------
                                           5805.958984   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.013223    0.039408    2.276465 2191.706299 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net162 (net)
                      0.039408    0.000000 2191.706299 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034053    0.127360    0.139607 2191.845947 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.127396    0.000227 2191.846191 ^ io_east_out[3] (out)
                                           2191.846191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.846191   data arrival time
---------------------------------------------------------------------------------------------
                                           5807.904297   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.010400    0.043787    1.763056 2177.623779 ^ cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.043787    0.000000 2177.623779 ^ cell2/CBeast_in[2] (fpgacell)
     1    0.042000    0.094067   10.011946 2187.635742 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.094067    0.000000 2187.635742 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.025078    0.059273    1.793978 2189.429688 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.059273    0.000227 2189.429932 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.005536    0.026811    1.828539 2191.258301 ^ cell1/SBsouth_out[3] (fpgacell)
                                                         net211 (net)
                      0.026811    0.000000 2191.258301 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128387    0.136197 2191.394531 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.128388    0.000455 2191.395020 ^ io_south_out[19] (out)
                                           2191.395020   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2191.395020   data arrival time
---------------------------------------------------------------------------------------------
                                           5808.355469   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.006367    0.028908    2.119123 2177.979736 ^ cell3/CBnorth_out[2] (fpgacell)
                                                         net178 (net)
                      0.028908    0.000000 2177.979736 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034237    0.128102    0.136652 2178.116455 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.128104    0.000455 2178.116943 ^ io_north_out[18] (out)
                                           2178.116943   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.116943   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.632812   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007478    0.030682    2.256002 2175.860596 ^ cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.030682    0.000000 2175.860596 ^ cell3/SBsouth_in[2] (fpgacell)
     1    0.007729    0.027372    2.103434 2177.964111 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net146 (net)
                      0.027372    0.000000 2177.964111 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.034062    0.127456    0.135969 2178.100098 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.127457    0.000227 2178.100342 ^ io_east_out[18] (out)
                                           2178.100342   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2178.100342   data arrival time
---------------------------------------------------------------------------------------------
                                           5821.649902   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007608    0.027238    2.240313 2175.844971 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net159 (net)
                      0.027238    0.000000 2175.844971 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034071    0.127490    0.135969 2175.980957 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.127490    0.000227 2175.981201 ^ io_east_out[2] (out)
                                           2175.981201   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.981201   data arrival time
---------------------------------------------------------------------------------------------
                                           5823.769043   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.013700    0.041825    1.569333 2161.550537 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.041825    0.000000 2161.550537 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.036300    0.070663   10.244321 2171.794678 ^ cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.070663    0.000000 2171.794678 ^ cell3/SBwest_in[2] (fpgacell)
     1    0.030178    0.091594    1.809667 2173.604492 ^ cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.091594    0.000227 2173.604736 ^ cell1/CBnorth_in[2] (fpgacell)
     1    0.007932    0.038890    1.977924 2175.582520 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net210 (net)
                      0.038890    0.000000 2175.582520 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128357    0.139835 2175.722412 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.128358    0.000455 2175.722900 ^ io_south_out[18] (out)
                                           2175.722900   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2175.722900   data arrival time
---------------------------------------------------------------------------------------------
                                           5824.027344   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.005043    0.027330    2.141633 2162.122803 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net177 (net)
                      0.027330    0.000000 2162.122803 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128242    0.136424 2162.259033 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.128243    0.000455 2162.259521 ^ io_north_out[17] (out)
                                           2162.259521   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.259521   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.490723   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006729    0.030196    2.560455 2159.981201 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.030196    0.000000 2159.981201 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014226    0.040449    2.062507 2162.043701 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net145 (net)
                      0.040449    0.000000 2162.043701 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.033918    0.126873    0.139607 2162.183105 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.126909    0.000227 2162.183350 ^ io_east_out[17] (out)
                                           2162.183350   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2162.183350   data arrival time
---------------------------------------------------------------------------------------------
                                           5837.566406   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.014423    0.040765    2.476782 2159.897461 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net148 (net)
                      0.040765    0.000000 2159.897461 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.033977    0.127083    0.139835 2160.037354 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.127119    0.000227 2160.037354 ^ io_east_out[1] (out)
                                           2160.037354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2160.037354   data arrival time
---------------------------------------------------------------------------------------------
                                           5839.712891   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.012800    0.045630    1.768285 2145.707275 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.045630    0.000000 2145.707275 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.039300    0.088687   10.021495 2155.728760 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.088687    0.000000 2155.728760 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.032378    0.072126    1.691660 2157.420410 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.072126    0.000227 2157.420654 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.006079    0.027122    1.951548 2159.372070 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net209 (net)
                      0.027122    0.000000 2159.372070 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034315    0.128386    0.136424 2159.508545 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.128387    0.000455 2159.509033 ^ io_south_out[17] (out)
                                           2159.509033   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2159.509033   data arrival time
---------------------------------------------------------------------------------------------
                                           5840.241211   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.005167    0.028556    2.247816 2146.186768 ^ cell3/CBnorth_out[0] (fpgacell)
                                                         net176 (net)
                      0.028556    0.000000 2146.186768 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034274    0.128239    0.136652 2146.323486 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.128240    0.000455 2146.323975 ^ io_north_out[16] (out)
                                           2146.323975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.323975   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.426270   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.006729    0.031164    2.633442 2143.938965 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.031164    0.000000 2143.938965 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.013829    0.040323    1.995204 2145.934082 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net144 (net)
                      0.040323    0.000000 2145.934082 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.033979    0.127093    0.139607 2146.073730 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.127129    0.000227 2146.073975 ^ io_east_out[16] (out)
                                           2146.073975   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2146.073975   data arrival time
---------------------------------------------------------------------------------------------
                                           5853.676270   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.013706    0.040128    2.376282 2143.681885 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net137 (net)
                      0.040128    0.000000 2143.681885 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.033902    0.126815    0.139380 2143.821289 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.126851    0.000227 2143.821289 ^ io_east_out[0] (out)
                                           2143.821289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.821289   data arrival time
---------------------------------------------------------------------------------------------
                                           5855.928711   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
     1    0.006315    0.029542   11.237717 2011.581055 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.029542    0.000000 2011.581055 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.032015    0.071471    1.552280 2013.133423 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.071471    0.000227 2013.133667 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.039300    0.088687    2.511797 2015.645386 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.088687    0.000000 2015.645386 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013700    0.041825    1.708259 2017.353638 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.041825    0.000000 2017.353638 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006315    0.030519   10.220220 2027.573853 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.030519    0.000000 2027.573853 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.032215    0.071857    1.549097 2029.122925 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.071857    0.000227 2029.123169 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.034900    0.080889    2.406750 2031.529907 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.080889    0.000000 2031.529907 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.012800    0.045630    2.201432 2033.731445 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.045630    0.000000 2033.731445 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007115    0.030102   10.189525 2043.920898 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.030102    0.000000 2043.920898 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.029815    0.090690    1.866738 2045.787598 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.090690    0.000227 2045.787842 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.036300    0.070663    2.274419 2048.062256 ^ cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.070663    0.000000 2048.062256 ^ cell1/SBwest_in[2] (fpgacell)
     1    0.010400    0.043787    1.705303 2049.767578 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.043787    0.000000 2049.767578 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.006315    0.029701   10.051963 2059.819580 ^ cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.029701    0.000000 2059.819580 ^ cell2/SBsouth_in[3] (fpgacell)
     1    0.024715    0.058634    1.422904 2061.242432 ^ cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.058634    0.000000 2061.242432 ^ cell0/CBnorth_in[3] (fpgacell)
     1    0.042000    0.094067    2.317393 2063.559814 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.094067    0.000000 2063.559814 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.017900    0.045535    1.838316 2065.398193 ^ cell1/SBwest_out[3] (fpgacell)
                                                         bus1_0[3] (net)
                      0.045535    0.000000 2065.398193 ^ cell0/CBeast_in[3] (fpgacell)
     1    0.007415    0.031135   10.012173 2075.410400 ^ cell0/CBnorth_out[4] (fpgacell)
                                                         bus0_2[4] (net)
                      0.031135    0.000000 2075.410400 ^ cell2/SBsouth_in[4] (fpgacell)
     1    0.017515    0.040847    1.459284 2076.869629 ^ cell2/SBsouth_out[4] (fpgacell)
                                                         bus2_0[4] (net)
                      0.040847    0.000000 2076.869629 ^ cell0/CBnorth_in[4] (fpgacell)
     1    0.032300    0.075712    2.184152 2079.053711 ^ cell0/CBeast_out[4] (fpgacell)
                                                         bus0_1[4] (net)
                      0.075712    0.000000 2079.053711 ^ cell1/SBwest_in[4] (fpgacell)
     1    0.009900    0.031950    1.891294 2080.945068 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.031950    0.000000 2080.945068 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006915    0.030706   10.007398 2090.952393 ^ cell0/CBnorth_out[5] (fpgacell)
                                                         bus0_2[5] (net)
                      0.030706    0.000000 2090.952393 ^ cell2/SBsouth_in[5] (fpgacell)
     1    0.017515    0.040731    1.407216 2092.359619 ^ cell2/SBsouth_out[5] (fpgacell)
                                                         bus2_0[5] (net)
                      0.040731    0.000000 2092.359619 ^ cell0/CBnorth_in[5] (fpgacell)
     1    0.030400    0.072081    2.214847 2094.574463 ^ cell0/CBeast_out[5] (fpgacell)
                                                         bus0_1[5] (net)
                      0.072081    0.000000 2094.574463 ^ cell1/SBwest_in[5] (fpgacell)
     1    0.011700    0.035512    1.891749 2096.466309 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.035512    0.000000 2096.466309 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.007215    0.030709    9.867563 2106.333740 ^ cell0/CBnorth_out[6] (fpgacell)
                                                         bus0_2[6] (net)
                      0.030709    0.000000 2106.333740 ^ cell2/SBsouth_in[6] (fpgacell)
     1    0.017815    0.065982    1.306489 2107.640381 ^ cell2/SBsouth_out[6] (fpgacell)
                                                         bus2_0[6] (net)
                      0.065982    0.000000 2107.640381 ^ cell0/CBnorth_in[6] (fpgacell)
     1    0.036100    0.181432    2.326715 2109.967041 ^ cell0/CBeast_out[6] (fpgacell)
                                                         bus0_1[6] (net)
                      0.181432    0.000000 2109.967041 ^ cell1/SBwest_in[6] (fpgacell)
     1    0.012400    0.044983    1.904709 2111.871826 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.044983    0.000000 2111.871826 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.008815    0.033229    9.909400 2121.781250 ^ cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.033229    0.000000 2121.781250 ^ cell2/SBsouth_in[7] (fpgacell)
     1    0.013515    0.036281    1.408580 2123.189697 ^ cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.036281    0.000000 2123.189697 ^ cell0/CBnorth_in[7] (fpgacell)
     1    0.022500    0.057398    2.207798 2125.397461 ^ cell0/CBeast_out[7] (fpgacell)
                                                         bus0_1[7] (net)
                      0.057398    0.000000 2125.397461 ^ cell1/SBwest_in[7] (fpgacell)
     1    0.009170    0.033732    2.448360 2127.845947 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.033732    0.000000 2127.845947 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.022400    0.051977    1.492253 2129.338135 ^ cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.051977    0.000000 2129.338135 ^ cell2/CBeast_in[7] (fpgacell)
     1    0.034900    0.080889    9.984433 2139.322510 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.080889    0.000000 2139.322510 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.032578    0.072508    1.982699 2141.305176 ^ cell3/SBsouth_out[0] (fpgacell)
                                                         bus3_1[0] (net)
                      0.072508    0.000227 2141.305420 ^ cell1/CBnorth_in[0] (fpgacell)
     1    0.007779    0.029833    1.886747 2143.192383 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net208 (net)
                      0.029833    0.000000 2143.192383 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034253    0.128154    0.137106 2143.329346 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.128155    0.000455 2143.329834 ^ io_south_out[16] (out)
                                           2143.329834   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2143.329834   data arrival time
---------------------------------------------------------------------------------------------
                                           5856.420410   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011105    0.018138    0.011141 2000.011230 v config_en (in)
                                                         config_en (net)
                      0.018140    0.000000 2000.011230 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124440    0.055173    0.104365 2000.115601 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.055287    0.001819 2000.117432 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191033    0.062725    0.111186 2000.228516 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.161232    0.073214 2000.301758 v cell0/config_en (fpgacell)
                                           2000.301758   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004547 10000.185547 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143700 10000.329102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.006366 10000.335938 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                 -3.151180 9996.934570   library setup time
                                           9996.934570   data required time
---------------------------------------------------------------------------------------------
                                           9996.934570   data required time
                                           -2000.301758   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.632324   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011105    0.018138    0.011141 2000.011230 v config_en (in)
                                                         config_en (net)
                      0.018140    0.000000 2000.011230 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124440    0.055173    0.104365 2000.115601 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.055287    0.001819 2000.117432 v max_cap266/A (sky130_fd_sc_hd__buf_12)
     5    0.191033    0.062725    0.111186 2000.228516 v max_cap266/X (sky130_fd_sc_hd__buf_12)
                                                         net266 (net)
                      0.145938    0.063665 2000.292236 v cell1/config_en (fpgacell)
                                           2000.292236   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000909 10000.181641 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149157 10000.331055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.019099 10000.350586 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.099609   clock uncertainty
                                  0.000000 10000.099609   clock reconvergence pessimism
                                 -3.151180 9996.948242   library setup time
                                           9996.948242   data required time
---------------------------------------------------------------------------------------------
                                           9996.948242   data required time
                                           -2000.292236   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.655762   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011105    0.018138    0.011141 2000.011230 v config_en (in)
                                                         config_en (net)
                      0.018140    0.000000 2000.011230 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124440    0.055173    0.104365 2000.115601 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.061681    0.014325 2000.129883 v cell2/config_en (fpgacell)
                                           2000.129883   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004547 10000.185547 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143700 10000.329102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006366 10000.335938 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                 -3.151180 9996.934570   library setup time
                                           9996.934570   data required time
---------------------------------------------------------------------------------------------
                                           9996.934570   data required time
                                           -2000.129883   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.804199   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011105    0.018138    0.011141 2000.011230 v config_en (in)
                                                         config_en (net)
                      0.018140    0.000000 2000.011230 v input2/A (sky130_fd_sc_hd__buf_12)
     7    0.124440    0.055173    0.104365 2000.115601 v input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.055577    0.003638 2000.119141 v cell3/config_en (fpgacell)
                                           2000.119141   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000909 10000.181641 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149157 10000.331055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006366 10000.337891 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.086914   clock uncertainty
                                  0.000000 10000.086914   clock reconvergence pessimism
                                 -3.151180 9996.935547   library setup time
                                           9996.935547   data required time
---------------------------------------------------------------------------------------------
                                           9996.935547   data required time
                                           -2000.119141   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.816895   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011008    0.017979    0.010914 2000.010986 v en (in)
                                                         en (net)
                      0.017980    0.000000 2000.010986 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120048    0.053709    0.104137 2000.115112 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.053913    0.002728 2000.117798 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196016    0.065174    0.110504 2000.228394 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.165326    0.075261 2000.303589 v cell0/en (fpgacell)
                                           2000.303589   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004547 10000.185547 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143700 10000.329102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.006366 10000.335938 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                 -2.663260 9997.422852   library setup time
                                           9997.422852   data required time
---------------------------------------------------------------------------------------------
                                           9997.422852   data required time
                                           -2000.303589   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.119141   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011008    0.017979    0.010914 2000.010986 v en (in)
                                                         en (net)
                      0.017980    0.000000 2000.010986 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120048    0.053709    0.104137 2000.115112 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.053913    0.002728 2000.117798 v max_cap265/A (sky130_fd_sc_hd__buf_12)
     5    0.196016    0.065174    0.110504 2000.228394 v max_cap265/X (sky130_fd_sc_hd__buf_12)
                                                         net265 (net)
                      0.151451    0.066393 2000.294678 v cell1/en (fpgacell)
                                           2000.294678   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000909 10000.181641 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149157 10000.331055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.019099 10000.350586 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.099609   clock uncertainty
                                  0.000000 10000.099609   clock reconvergence pessimism
                                 -2.663260 9997.437500   library setup time
                                           9997.437500   data required time
---------------------------------------------------------------------------------------------
                                           9997.437500   data required time
                                           -2000.294678   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.142578   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006042    0.337035 ^ cell3/clk (fpgacell)
     3    0.036640    0.181372    1.952444    2.289479 ^ cell3/config_data_out (fpgacell)
                                                         net136 (net)
                      0.181383    0.004690    2.294168 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.034290    0.128456    0.166177    2.460346 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.128456    0.000366    2.460711 ^ config_data_out (out)
                                              2.460711   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.460711   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.289062   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011008    0.017979    0.010914 2000.010986 v en (in)
                                                         en (net)
                      0.017980    0.000000 2000.010986 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120048    0.053709    0.104137 2000.115112 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.059056    0.012960 2000.128052 v cell2/en (fpgacell)
                                           2000.128052   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004547 10000.185547 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143700 10000.329102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006366 10000.335938 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                 -2.663260 9997.422852   library setup time
                                           9997.422852   data required time
---------------------------------------------------------------------------------------------
                                           9997.422852   data required time
                                           -2000.128052   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.294434   slack (MET)


Startpoint: en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.011008    0.017979    0.010914 2000.010986 v en (in)
                                                         en (net)
                      0.017980    0.000000 2000.010986 v input3/A (sky130_fd_sc_hd__buf_12)
     7    0.120048    0.053709    0.104137 2000.115112 v input3/X (sky130_fd_sc_hd__buf_12)
                                                         net3 (net)
                      0.054116    0.003638 2000.118774 v cell3/en (fpgacell)
                                           2000.118774   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000909 10000.181641 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149157 10000.331055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006366 10000.337891 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.086914   clock uncertainty
                                  0.000000 10000.086914   clock reconvergence pessimism
                                 -2.663260 9997.424805   library setup time
                                           9997.424805   data required time
---------------------------------------------------------------------------------------------
                                           9997.424805   data required time
                                           -2000.118774   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.305176   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.193888    0.067075 2000.343384 ^ cell0/nrst (fpgacell)
                                           2000.343384   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004547 10000.185547 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143700 10000.329102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.006366 10000.335938 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                 -1.017710 9999.067383   library setup time
                                           9999.067383   data required time
---------------------------------------------------------------------------------------------
                                           9999.067383   data required time
                                           -2000.343384   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.724121   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104852    0.001819 2000.151245 ^ max_cap267/A (sky130_fd_sc_hd__buf_12)
     5    0.168097    0.142450    0.125056 2000.276367 ^ max_cap267/X (sky130_fd_sc_hd__buf_12)
                                                         net267 (net)
                      0.184103    0.058890 2000.335205 ^ cell1/nrst (fpgacell)
                                           2000.335205   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000909 10000.181641 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149157 10000.331055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.019099 10000.350586 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.099609   clock uncertainty
                                  0.000000 10000.099609   clock reconvergence pessimism
                                 -1.017710 9999.082031   library setup time
                                           9999.082031   data required time
---------------------------------------------------------------------------------------------
                                           9999.082031   data required time
                                           -2000.335205   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.747070   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.107058    0.012051 2000.161499 ^ cell2/nrst (fpgacell)
                                           2000.161499   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004547 10000.185547 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143700 10000.329102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006366 10000.335938 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                 -1.017710 9999.067383   library setup time
                                           9999.067383   data required time
---------------------------------------------------------------------------------------------
                                           9999.067383   data required time
                                           -2000.161499   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.906250   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011594    0.043901    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043902    0.000000 2000.028931 ^ input135/A (sky130_fd_sc_hd__buf_12)
     7    0.115332    0.104808    0.120508 2000.149414 ^ input135/X (sky130_fd_sc_hd__buf_12)
                                                         net135 (net)
                      0.104927    0.002956 2000.152344 ^ cell3/nrst (fpgacell)
                                           2000.152344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000909 10000.181641 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149157 10000.331055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006366 10000.337891 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.086914   clock uncertainty
                                  0.000000 10000.086914   clock reconvergence pessimism
                                 -1.017710 9999.069336   library setup time
                                           9999.069336   data required time
---------------------------------------------------------------------------------------------
                                           9999.069336   data required time
                                           -2000.152344   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.916992   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003313    0.005483    0.002728 2000.002808 v config_data_in (in)
                                                         config_data_in (net)
                      0.005483    0.000000 2000.002808 v input1/A (sky130_fd_sc_hd__buf_2)
     1    0.037735    0.068156    0.111868 2000.114624 v input1/X (sky130_fd_sc_hd__buf_2)
                                                         net1 (net)
                      0.068209    0.001819 2000.116455 v cell0/config_data_in (fpgacell)
                                           2000.116455   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004547 10000.185547 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143700 10000.329102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.006366 10000.335938 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                  0.267300 10000.352539   library setup time
                                           10000.352539   data required time
---------------------------------------------------------------------------------------------
                                           10000.352539   data required time
                                           -2000.116455   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.236816   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102482    0.005663    0.335270 ^ cell0/clk (fpgacell)
     3    0.115083    0.553638    2.193018    2.528288 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.555908    0.030946    2.559235 ^ cell1/config_data_in (fpgacell)
                                              2.559235   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000909 10000.181641 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149157 10000.331055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.019099 10000.350586 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.099609   clock uncertainty
                                  0.000000 10000.099609   clock reconvergence pessimism
                                  0.413900 10000.513672   library setup time
                                           10000.513672   data required time
---------------------------------------------------------------------------------------------
                                           10000.513672   data required time
                                             -2.559235   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.954102   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000597    0.181931 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149063    0.330994 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.121537    0.018834    0.349828 ^ cell1/clk (fpgacell)
     3    0.107722    0.516706    2.186011    2.535839 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.516765    0.005733    2.541572 ^ cell2/config_data_in (fpgacell)
                                              2.541572   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004547 10000.185547 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143700 10000.329102 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006366 10000.335938 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.085938   clock uncertainty
                                  0.000000 10000.085938   clock reconvergence pessimism
                                  0.413900 10000.499023   library setup time
                                           10000.499023   data required time
---------------------------------------------------------------------------------------------
                                           10000.499023   data required time
                                             -2.541572   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.958008   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.025187    0.088669    0.061625    0.061625 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000    0.061625 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119709    0.181334 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.056238    0.004645    0.185979 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.117330    0.102002    0.143628    0.329607 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.102602    0.006308    0.335915 ^ cell2/clk (fpgacell)
     3    0.087611    0.424083    2.110435    2.446350 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.425600    0.022068    2.468418 ^ cell3/config_data_in (fpgacell)
                                              2.468418   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.025187    0.088669    0.061846 10000.061523 ^ clk (in)
                                                         clk (net)
                      0.088720    0.000000 10000.061523 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.054242    0.055600    0.119144 10000.180664 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.055610    0.000909 10000.181641 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.138150    0.116509    0.149157 10000.331055 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.116966    0.006366 10000.337891 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.086914   clock uncertainty
                                  0.000000 10000.086914   clock reconvergence pessimism
                                  0.413900 10000.500977   library setup time
                                           10000.500977   data required time
---------------------------------------------------------------------------------------------
                                           10000.500977   data required time
                                             -2.468418   data arrival time
---------------------------------------------------------------------------------------------
                                           9998.033203   slack (MET)



