abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c2670.blif
Line 30: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 31: Skipping line ".default_output_required 0.00 0.00 ".
Line 32: Skipping line ".default_input_drive 0.10 0.10 ".
Line 33: Skipping line ".default_output_load 2.00 ".
Line 34: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc2670                         :[0m i/o =  233/  140  lat =    0  nd =   535  edge =   1225  area =1262.00  delay =21.90  lev = 17
--------------- round 1 ---------------
seed = 392701927
G150 is replaced by one with estimated error 0
error = 0
area = 1082
delay = 21.9
#gates = 475
output circuit result/c2670_1_0_1082_21.9.blif
time = 3198553 us
--------------- round 2 ---------------
seed = 3598672944
G1218 is replaced by [99400] with estimated error 0
error = 0
area = 1070
delay = 21.9
#gates = 471
output circuit result/c2670_2_0_1070_21.9.blif
time = 5174475 us
--------------- round 3 ---------------
seed = 3611343746
[101864] is replaced by G286 with estimated error 1e-05
error = 1e-05
area = 1066
delay = 21.9
#gates = 470
output circuit result/c2670_3_1e-05_1066_21.9.blif
time = 7130287 us
--------------- round 4 ---------------
seed = 2650229026
[101860] is replaced by G303 with estimated error 0
error = 0
area = 1062
delay = 21.9
#gates = 469
output circuit result/c2670_4_0_1062_21.9.blif
time = 9086944 us
--------------- round 5 ---------------
seed = 3392027398
[99635] is replaced by one with estimated error 1e-05
error = 1e-05
area = 1059
delay = 21.9
#gates = 468
output circuit result/c2670_5_1e-05_1059_21.9.blif
time = 10994469 us
--------------- round 6 ---------------
seed = 3714565721
[100726] is replaced by [100848] with estimated error 0
error = 0
area = 1057
delay = 21.9
#gates = 467
output circuit result/c2670_6_0_1057_21.9.blif
time = 12917731 us
--------------- round 7 ---------------
seed = 989566374
[101370] is replaced by [99648] with estimated error 2e-05
error = 2e-05
area = 1055
delay = 21.9
#gates = 466
output circuit result/c2670_7_2e-05_1055_21.9.blif
time = 14826793 us
--------------- round 8 ---------------
seed = 1620157615
[101439] is replaced by [99661] with estimated error 0
error = 0
area = 1053
delay = 21.9
#gates = 465
output circuit result/c2670_8_0_1053_21.9.blif
time = 16724894 us
--------------- round 9 ---------------
seed = 2444052391
[101719] is replaced by [101711] with estimated error 0
error = 0
area = 1051
delay = 21.9
#gates = 464
output circuit result/c2670_9_0_1051_21.9.blif
time = 18611157 us
--------------- round 10 ---------------
seed = 4247361406
G311 is replaced by zero with estimated error 0
error = 0
area = 1050
delay = 21.9
#gates = 463
output circuit result/c2670_10_0_1050_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 20502304 us
--------------- round 11 ---------------
seed = 3291826857
[99642] is replaced by [101651] with estimated error 0
error = 0
area = 1049
delay = 21.9
#gates = 462
output circuit result/c2670_11_0_1049_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 22380713 us
--------------- round 12 ---------------
seed = 1732147396
[101357] is replaced by [99431] with inverter with estimated error 0
error = 0
area = 1048
delay = 21.9
#gates = 462
output circuit result/c2670_12_0_1048_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 24251615 us
--------------- round 13 ---------------
seed = 3647790501
[99652] is replaced by [101808] with estimated error 0
error = 0
area = 1047
delay = 21.9
#gates = 461
output circuit result/c2670_13_0_1047_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 26128703 us
--------------- round 14 ---------------
seed = 3410358791
[101383] is replaced by [99442] with inverter with estimated error 1e-05
error = 1e-05
area = 1046
delay = 21.9
#gates = 461
output circuit result/c2670_14_1e-05_1046_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 27996167 us
--------------- round 15 ---------------
seed = 370702112
[101888] is replaced by [99408] with estimated error 0.00143
error = 0.00143
area = 1042
delay = 21.9
#gates = 460
output circuit result/c2670_15_0.00143_1042_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 29844686 us
--------------- round 16 ---------------
seed = 2450302996
[99700] is replaced by [99409] with estimated error 0.00317
error = 0.00317
area = 1038
delay = 21.9
#gates = 459
output circuit result/c2670_16_0.00317_1038_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 31701258 us
--------------- round 17 ---------------
seed = 2344034382
[101878] is replaced by [99452] with inverter with estimated error 0.00416
error = 0.00416
area = 1037
delay = 21.9
#gates = 459
output circuit result/c2670_17_0.00416_1037_21.9.blif
Abc_NtkLogicToNetlist() warning: The network is converted to have simple COs.
time = 33550731 us
--------------- round 18 ---------------
seed = 1578680527
exceed error bound
