module uart_rx
(
	input clk,
	input Rx_Serial,
	output Rx_Byte
);

localparam IDLE = 3'b000;
localparam START = 3'b0001;
localparam R_DATA = 3'b010;
localparam STOP = 3'b011;
localparam CLEAN = 3'b100;

localparam CLKS_PER_BIT = 10000000 / 115200 ; //clk = 100000000mhz , baudrate = 115200

reg Rx_Data;
reg [7:0] buffer;

reg [6:0] clk_count = 0;
reg [2:0] state = IDLE;

reg [3:0] bit_index = 0;

assign Rx_Byte = buffer;

always @(posedge clk)
begin
	Rx_Data <= Rx_Serial;
end

always @(posedge clk)
begin
	case(state)
		
		IDLE:
		begin
			bit_index <= 1'b0;
			clk_count <= 7'b0;
			
			if(Rx_Data == 1'b0) state <= START;
			else					  state <= IDLE ;
		end
		
		START:
		begin
			if(clk_count == CLKS_PER_BIT / 2)
			begin
				if(Rx_Data == 1'b0)
				begin
					clk_count <= 7'b0;
					state <= IDLE;
				end
				else
				begin
					clk_count <= 0;
					state <=  R_DATA;
				end
			end
			else
			begin
				clk_count <= clk_count + 1;
				state <= START;
			end
		end
		
		R_DATA:
		begin
			if(clk_count < CLKS_PER_BIT - 1)
			begin
				clk_count <= clk_count + 1;
				state <= R_DATA;
			end
			else
			begin
				buffer[bit_index] = Rx_Data;
				clk_count <= 0;
				
				if(bit_index < 7)
				begin
					bit_index <= bit_index + 1;
					state <= R_DATA;
				end
				else
				begin
					bit_index <= 0;
					state <= STOP;
				end
			end
		end
		
		STOP:
		begin
			if(clk_count < CLKS_PER_BIT - 1)
			begin
				clk_count <= clk_count + 1;
				state <= CLEAN;
			end
			else
			begin
				state <= IDLE;
			end
		end
		
		CLEAN:
		begin
			state = IDLE;
		end
		
		default: 
			state <= IDLE;
	endcase
end	


endmodule








