Vipin Jain , Siddharth Rele , Santosh Pande , J. Ramanujam, Code Restructuring for Improving Real Time Response through Code Speed, Size Trade-offs on Limited Memory Embedded DSPs, Proceedings of the 12th International Workshop on Languages and Compilers for Parallel Computing, p.459-463, August 04-06, 1999
R. Anand , M. Jacome , G. de Veciana, Heuristic tradeoffs between latency and energy consumption in register assignment, Proceedings of the eighth international workshop on Hardware/software codesign, p.115-119, May 2000, San Diego, California, USA
Amit Rao , Santosh Pande, Storage assignment optimizations to generate compact and efficient code on embedded DSPs, ACM SIGPLAN Notices, v.34 n.5, p.128-138, May 1999
Nastaran Baradaran , Pedro C. Diniz, A Register Allocation Algorithm in the Presence of Scalar Replacement for Fine-Grain Configurable Architectures, Proceedings of the conference on Design, Automation and Test in Europe, p.6-11, March 07-11, 2005
Kshirasagar Naik , David S. L. Wei, Software implementation strategies for power-conscious systems, Mobile Networks and Applications, v.6 n.3, p.291-305, June 2001
Guido Araujo , Sharad Malik, Code generation for fixed-point DSPs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.3 n.2, p.136-161, April 1998
David Koes , Seth Copen Goldstein, A Progressive Register Allocator for Irregular Architectures, Proceedings of the international symposium on Code generation and optimization, p.269-280, March 20-23, 2005
Alessio Bechini , Cosimo Antonio Prete, Performance-steered design of software architectures for embedded multicore systems, Softwareâ€”Practice & Experience, v.32 n.12, p.1155-1173, October 2002
David Ryan Koes , Seth Copen Goldstein, A global progressive register allocator, ACM SIGPLAN Notices, v.41 n.6, June 2006
Cagdas Akturan , Margarida F. Jacome, An Effective Software Pipelining Algorithm for Clustered Embedded VLIW Processors, Design Automation for Embedded Systems, v.7 n.1-2, p.115-138, September 2002
