// Generated by CIRCT 42e53322a
module d24(	// /tmp/tmp.bbLS2Y3IS9/22331_Verilog_study_decoder_2_4_d24.cleaned.mlir:2:3
  input  [1:0] a,	// /tmp/tmp.bbLS2Y3IS9/22331_Verilog_study_decoder_2_4_d24.cleaned.mlir:2:21
  input        e,	// /tmp/tmp.bbLS2Y3IS9/22331_Verilog_study_decoder_2_4_d24.cleaned.mlir:2:33
  output [3:0] y	// /tmp/tmp.bbLS2Y3IS9/22331_Verilog_study_decoder_2_4_d24.cleaned.mlir:2:46
);

  wire _GEN = e & a[1];	// /tmp/tmp.bbLS2Y3IS9/22331_Verilog_study_decoder_2_4_d24.cleaned.mlir:4:10, :5:10
  wire _GEN_0 = e & ~(a[1]);	// /tmp/tmp.bbLS2Y3IS9/22331_Verilog_study_decoder_2_4_d24.cleaned.mlir:4:10, :10:10, :11:10
  assign y = {_GEN & a[0], _GEN & ~(a[0]), _GEN_0 & a[0], _GEN_0 & ~(a[0])};	// /tmp/tmp.bbLS2Y3IS9/22331_Verilog_study_decoder_2_4_d24.cleaned.mlir:5:10, :6:10, :7:10, :8:10, :9:10, :11:10, :12:10, :14:11, :15:11, :16:5
endmodule

