Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Nov 15 15:53:47 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriverTextButton_timing_summary_routed.rpt -pb FourDigitLEDdriverTextButton_timing_summary_routed.pb -rpx FourDigitLEDdriverTextButton_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriverTextButton
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    195.780        0.000                      0                  132        0.247        0.000                      0                  132        3.000        0.000                       0                    55  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
sys_clk    {0.000 5.000}        10.000          100.000         
  clk_ssd  {0.000 100.000}      200.000         5.000           
  clkfb    {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  clk_ssd         195.780        0.000                      0                  124        0.247        0.000                      0                  124       13.360        0.000                       0                    52  
  clkfb                                                                                                                                                         8.751        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_ssd            clk_ssd                195.975        0.000                      0                    8        0.483        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      195.780ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.247ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.780ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.828ns (20.078%)  route 3.296ns (79.922%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          1.235    10.341    scroll_bnt_module_inst/addr_reg[1]_0
    SLICE_X2Y91          LUT4 (Prop_lut4_I1_O)        0.124    10.465 r  scroll_bnt_module_inst/addr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.465    scroll_bnt_module_inst/p_0_in[2]
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.081   206.245    scroll_bnt_module_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        206.245    
                         arrival time                         -10.465    
  -------------------------------------------------------------------
                         slack                                195.780    

Slack (MET) :             195.787ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.113ns  (logic 0.828ns (20.131%)  route 3.285ns (79.869%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          1.224    10.330    scroll_bnt_module_inst/addr_reg[1]_0
    SLICE_X2Y91          LUT2 (Prop_lut2_I1_O)        0.124    10.454 r  scroll_bnt_module_inst/addr[0]_i_1/O
                         net (fo=1, routed)           0.000    10.454    scroll_bnt_module_inst/addr[0]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.077   206.241    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                        206.241    
                         arrival time                         -10.454    
  -------------------------------------------------------------------
                         slack                                195.787    

Slack (MET) :             195.824ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.117ns  (logic 0.821ns (19.942%)  route 3.296ns (80.058%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          1.235    10.341    scroll_bnt_module_inst/addr_reg[1]_0
    SLICE_X2Y91          LUT5 (Prop_lut5_I4_O)        0.117    10.458 r  scroll_bnt_module_inst/addr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.458    scroll_bnt_module_inst/p_0_in[3]
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.118   206.282    scroll_bnt_module_inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        206.282    
                         arrival time                         -10.458    
  -------------------------------------------------------------------
                         slack                                195.824    

Slack (MET) :             195.836ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.820ns (19.976%)  route 3.285ns (80.024%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          1.224    10.330    scroll_bnt_module_inst/addr_reg[1]_0
    SLICE_X2Y91          LUT3 (Prop_lut3_I2_O)        0.116    10.446 r  scroll_bnt_module_inst/addr[1]_i_1/O
                         net (fo=1, routed)           0.000    10.446    scroll_bnt_module_inst/addr[1]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism              0.311   206.302    
                         clock uncertainty           -0.138   206.164    
    SLICE_X2Y91          FDCE (Setup_fdce_C_D)        0.118   206.282    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        206.282    
                         arrival time                         -10.446    
  -------------------------------------------------------------------
                         slack                                195.836    

Slack (MET) :             196.029ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.540%)  route 2.899ns (80.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          0.838     9.944    clean_bnt/counter_reg[0]_0
    SLICE_X7Y90          FDSE                                         r  clean_bnt/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.601   205.988    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y90          FDSE                                         r  clean_bnt/counter_reg[16]/C
                         clock pessimism              0.328   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X7Y90          FDSE (Setup_fdse_C_CE)      -0.205   205.973    clean_bnt/counter_reg[16]
  -------------------------------------------------------------------
                         required time                        205.973    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                196.029    

Slack (MET) :             196.029ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[17]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.540%)  route 2.899ns (80.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          0.838     9.944    clean_bnt/counter_reg[0]_0
    SLICE_X7Y90          FDSE                                         r  clean_bnt/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.601   205.988    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y90          FDSE                                         r  clean_bnt/counter_reg[17]/C
                         clock pessimism              0.328   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X7Y90          FDSE (Setup_fdse_C_CE)      -0.205   205.973    clean_bnt/counter_reg[17]
  -------------------------------------------------------------------
                         required time                        205.973    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                196.029    

Slack (MET) :             196.029ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.704ns (19.540%)  route 2.899ns (80.460%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          0.838     9.944    clean_bnt/counter_reg[0]_0
    SLICE_X7Y90          FDSE                                         r  clean_bnt/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.601   205.988    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y90          FDSE                                         r  clean_bnt/counter_reg[18]/C
                         clock pessimism              0.328   206.316    
                         clock uncertainty           -0.138   206.178    
    SLICE_X7Y90          FDSE (Setup_fdse_C_CE)      -0.205   205.973    clean_bnt/counter_reg[18]
  -------------------------------------------------------------------
                         required time                        205.973    
                         arrival time                          -9.944    
  -------------------------------------------------------------------
                         slack                                196.029    

Slack (MET) :             196.208ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.413%)  route 2.745ns (79.587%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          0.684     9.790    clean_bnt/counter_reg[0]_0
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.601   205.988    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[12]/C
                         clock pessimism              0.353   206.341    
                         clock uncertainty           -0.138   206.203    
    SLICE_X7Y89          FDSE (Setup_fdse_C_CE)      -0.205   205.998    clean_bnt/counter_reg[12]
  -------------------------------------------------------------------
                         required time                        205.998    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                196.208    

Slack (MET) :             196.208ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.413%)  route 2.745ns (79.587%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          0.684     9.790    clean_bnt/counter_reg[0]_0
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.601   205.988    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[13]/C
                         clock pessimism              0.353   206.341    
                         clock uncertainty           -0.138   206.203    
    SLICE_X7Y89          FDSE (Setup_fdse_C_CE)      -0.205   205.998    clean_bnt/counter_reg[13]
  -------------------------------------------------------------------
                         required time                        205.998    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                196.208    

Slack (MET) :             196.208ns  (required time - arrival time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.449ns  (logic 0.704ns (20.413%)  route 2.745ns (79.587%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.988ns = ( 205.988 - 200.000 ) 
    Source Clock Delay      (SCD):    6.341ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.722     6.341    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.456     6.797 r  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           1.096     7.893    clean_bnt/counter_reg[15]
    SLICE_X6Y86          LUT4 (Prop_lut4_I3_O)        0.124     8.017 r  clean_bnt/counter[0]_i_6/O
                         net (fo=1, routed)           0.965     8.982    clean_bnt/counter[0]_i_6_n_0
    SLICE_X6Y88          LUT5 (Prop_lut5_I2_O)        0.124     9.106 r  clean_bnt/counter[0]_i_2/O
                         net (fo=23, routed)          0.684     9.790    clean_bnt/counter_reg[0]_0
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.601   205.988    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[14]/C
                         clock pessimism              0.353   206.341    
                         clock uncertainty           -0.138   206.203    
    SLICE_X7Y89          FDSE (Setup_fdse_C_CE)      -0.205   205.998    clean_bnt/counter_reg[14]
  -------------------------------------------------------------------
                         required time                        205.998    
                         arrival time                          -9.790    
  -------------------------------------------------------------------
                         slack                                196.208    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 clean_reset/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/button_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.418%)  route 0.176ns (55.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.866    clean_reset/CLK
    SLICE_X1Y89          FDRE                                         r  clean_reset/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     2.007 r  clean_reset/temp_reg/Q
                         net (fo=1, routed)           0.176     2.184    clean_reset/temp
    SLICE_X1Y89          FDRE                                         r  clean_reset/button_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.418    clean_reset/CLK
    SLICE_X1Y89          FDRE                                         r  clean_reset/button_sync_reg/C
                         clock pessimism             -0.551     1.866    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.070     1.936    clean_reset/button_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     2.031 r  scroll_bnt_module_inst/addr_reg[0]/Q
                         net (fo=11, routed)          0.211     2.242    scroll_bnt_module_inst/addr_reg__0[0]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.043     2.285 r  scroll_bnt_module_inst/addr[1]_i_1/O
                         net (fo=1, routed)           0.000     2.285    scroll_bnt_module_inst/addr[1]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.131     1.998    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.207ns (49.560%)  route 0.211ns (50.440%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     2.031 r  scroll_bnt_module_inst/addr_reg[0]/Q
                         net (fo=11, routed)          0.211     2.242    scroll_bnt_module_inst/addr_reg__0[0]
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.043     2.285 r  scroll_bnt_module_inst/addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.285    scroll_bnt_module_inst/p_0_in[3]
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.131     1.998    scroll_bnt_module_inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     2.031 r  scroll_bnt_module_inst/addr_reg[0]/Q
                         net (fo=11, routed)          0.211     2.242    scroll_bnt_module_inst/addr_reg__0[0]
    SLICE_X2Y91          LUT4 (Prop_lut4_I2_O)        0.045     2.287 r  scroll_bnt_module_inst/addr[2]_i_1/O
                         net (fo=1, routed)           0.000     2.287    scroll_bnt_module_inst/p_0_in[2]
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.121     1.988    scroll_bnt_module_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.988    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 scroll_bnt_module_inst/addr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.800%)  route 0.211ns (50.200%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.164     2.031 r  scroll_bnt_module_inst/addr_reg[0]/Q
                         net (fo=11, routed)          0.211     2.242    scroll_bnt_module_inst/addr_reg__0[0]
    SLICE_X2Y91          LUT2 (Prop_lut2_I0_O)        0.045     2.287 r  scroll_bnt_module_inst/addr[0]_i_1/O
                         net (fo=1, routed)           0.000     2.287    scroll_bnt_module_inst/addr[0]_i_1_n_0
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism             -0.551     1.867    
    SLICE_X2Y91          FDCE (Hold_fdce_C_D)         0.120     1.987    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.987    
                         arrival time                           2.287    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clean_bnt/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.412ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.599     1.863    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y86          FDSE                                         r  clean_bnt/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDSE (Prop_fdse_C_Q)         0.141     2.004 f  clean_bnt/counter_reg[3]/Q
                         net (fo=2, routed)           0.169     2.174    clean_bnt/counter_reg[3]
    SLICE_X7Y86          LUT1 (Prop_lut1_I0_O)        0.045     2.219 r  clean_bnt/counter[0]_i_9__0/O
                         net (fo=1, routed)           0.000     2.219    clean_bnt/counter[0]_i_9__0_n_0
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.282 r  clean_bnt/counter_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     2.282    clean_bnt/counter_reg[0]_i_3__0_n_4
    SLICE_X7Y86          FDSE                                         r  clean_bnt/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.869     2.412    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y86          FDSE                                         r  clean_bnt/counter_reg[3]/C
                         clock pessimism             -0.548     1.863    
    SLICE_X7Y86          FDSE (Hold_fdse_C_D)         0.105     1.968    clean_bnt/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.282    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 clean_bnt/counter_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.413ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.548ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.600     1.864    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y87          FDSE                                         r  clean_bnt/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDSE (Prop_fdse_C_Q)         0.141     2.005 f  clean_bnt/counter_reg[7]/Q
                         net (fo=2, routed)           0.169     2.175    clean_bnt/counter_reg[7]
    SLICE_X7Y87          LUT1 (Prop_lut1_I0_O)        0.045     2.220 r  clean_bnt/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     2.220    clean_bnt/counter[4]_i_2__0_n_0
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.283 r  clean_bnt/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.283    clean_bnt/counter_reg[4]_i_1__0_n_4
    SLICE_X7Y87          FDSE                                         r  clean_bnt/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.870     2.413    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y87          FDSE                                         r  clean_bnt/counter_reg[7]/C
                         clock pessimism             -0.548     1.864    
    SLICE_X7Y87          FDSE (Hold_fdse_C_D)         0.105     1.969    clean_bnt/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.283    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clean_bnt/counter_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[11]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.601     1.865    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y88          FDSE                                         r  clean_bnt/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDSE (Prop_fdse_C_Q)         0.141     2.006 f  clean_bnt/counter_reg[11]/Q
                         net (fo=2, routed)           0.170     2.177    clean_bnt/counter_reg[11]
    SLICE_X7Y88          LUT1 (Prop_lut1_I0_O)        0.045     2.222 r  clean_bnt/counter[8]_i_2__0/O
                         net (fo=1, routed)           0.000     2.222    clean_bnt/counter[8]_i_2__0_n_0
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.285 r  clean_bnt/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.285    clean_bnt/counter_reg[8]_i_1__0_n_4
    SLICE_X7Y88          FDSE                                         r  clean_bnt/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.415    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y88          FDSE                                         r  clean_bnt/counter_reg[11]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X7Y88          FDSE (Hold_fdse_C_D)         0.105     1.970    clean_bnt/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 clean_bnt/counter_reg[15]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_bnt/counter_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.415ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    0.549ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.601     1.865    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDSE (Prop_fdse_C_Q)         0.141     2.006 f  clean_bnt/counter_reg[15]/Q
                         net (fo=2, routed)           0.170     2.177    clean_bnt/counter_reg[15]
    SLICE_X7Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.222 r  clean_bnt/counter[12]_i_2__0/O
                         net (fo=1, routed)           0.000     2.222    clean_bnt/counter[12]_i_2__0_n_0
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.285 r  clean_bnt/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     2.285    clean_bnt/counter_reg[12]_i_1__0_n_4
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.872     2.415    clean_bnt/clk_ssd_BUFG
    SLICE_X7Y89          FDSE                                         r  clean_bnt/counter_reg[15]/C
                         clock pessimism             -0.549     1.865    
    SLICE_X7Y89          FDSE (Hold_fdse_C_D)         0.105     1.970    clean_bnt/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.285    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            clean_reset/counter_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_ssd
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.004%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.418ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    0.551ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.602     1.866    clean_reset/CLK
    SLICE_X0Y89          FDSE                                         r  clean_reset/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDSE (Prop_fdse_C_Q)         0.141     2.007 f  clean_reset/counter_reg[3]/Q
                         net (fo=3, routed)           0.173     2.180    clean_reset/counter_reg[3]
    SLICE_X0Y89          LUT1 (Prop_lut1_I0_O)        0.045     2.225 r  clean_reset/counter[0]_i_6__0/O
                         net (fo=1, routed)           0.000     2.225    clean_reset/counter[0]_i_6__0_n_0
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     2.288 r  clean_reset/counter_reg[0]_i_3/O[3]
                         net (fo=1, routed)           0.000     2.288    clean_reset/counter_reg[0]_i_3_n_4
    SLICE_X0Y89          FDSE                                         r  clean_reset/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.875     2.418    clean_reset/CLK
    SLICE_X0Y89          FDSE                                         r  clean_reset/counter_reg[3]/C
                         clock pessimism             -0.551     1.866    
    SLICE_X0Y89          FDSE (Hold_fdse_C_D)         0.105     1.971    clean_reset/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.317    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_ssd
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   clk_ssd_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X6Y88      clean_bnt/button_sync_reg/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X7Y86      clean_bnt/counter_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X7Y88      clean_bnt/counter_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X7Y88      clean_bnt/counter_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X7Y89      clean_bnt/counter_reg[12]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X7Y89      clean_bnt/counter_reg[13]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X7Y89      clean_bnt/counter_reg[14]/C
Min Period        n/a     FDSE/C              n/a            1.000         200.000     199.000    SLICE_X7Y89      clean_bnt/counter_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y88      clean_bnt/button_sync_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y88      clean_bnt/counter_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y88      clean_bnt/counter_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y88      clean_bnt/counter_reg[8]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y88      clean_bnt/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X6Y88      clean_bnt/temp_reg/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y87      clean_bnt/counter_reg[4]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y87      clean_bnt/counter_reg[5]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y87      clean_bnt/counter_reg[6]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y87      clean_bnt/counter_reg[7]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y87      clean_bnt/counter_reg[4]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y87      clean_bnt/counter_reg[5]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y87      clean_bnt/counter_reg[6]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X7Y87      clean_bnt/counter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X1Y89      clean_reset/button_sync_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clean_reset/counter_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      clean_reset/counter_reg[16]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      clean_reset/counter_reg[17]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y93      clean_reset/counter_reg[18]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         100.000     99.500     SLICE_X0Y89      clean_reset/counter_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfb
  To Clock:  clkfb

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfb
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_ssd
  To Clock:  clk_ssd

Setup :            0  Failing Endpoints,  Worst Slack      195.975ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             195.975ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[0]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.828ns (23.619%)  route 2.678ns (76.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X0Y92          FDSE                                         r  clean_reset/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  clean_reset/counter_reg[12]/Q
                         net (fo=2, routed)           0.813     7.612    clean_reset/counter_reg[12]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.736 r  clean_reset/counter[0]_i_10/O
                         net (fo=1, routed)           0.151     7.887    clean_reset/counter[0]_i_10_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  clean_reset/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.961     8.972    clean_reset/counter[0]_i_4__0_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.096 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.752     9.848    digit_driver_module_inst/AR[0]
    SLICE_X1Y92          FDPE                                         f  digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    digit_driver_module_inst/CLK
    SLICE_X1Y92          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism              0.330   206.321    
                         clock uncertainty           -0.138   206.183    
    SLICE_X1Y92          FDPE (Recov_fdpe_C_PRE)     -0.359   205.824    digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.824    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                195.975    

Slack (MET) :             195.975ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.828ns (23.619%)  route 2.678ns (76.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X0Y92          FDSE                                         r  clean_reset/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  clean_reset/counter_reg[12]/Q
                         net (fo=2, routed)           0.813     7.612    clean_reset/counter_reg[12]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.736 r  clean_reset/counter[0]_i_10/O
                         net (fo=1, routed)           0.151     7.887    clean_reset/counter[0]_i_10_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  clean_reset/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.961     8.972    clean_reset/counter[0]_i_4__0_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.096 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.752     9.848    digit_driver_module_inst/AR[0]
    SLICE_X1Y92          FDPE                                         f  digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    digit_driver_module_inst/CLK
    SLICE_X1Y92          FDPE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism              0.330   206.321    
                         clock uncertainty           -0.138   206.183    
    SLICE_X1Y92          FDPE (Recov_fdpe_C_PRE)     -0.359   205.824    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.824    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                195.975    

Slack (MET) :             195.975ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[2]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.828ns (23.619%)  route 2.678ns (76.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X0Y92          FDSE                                         r  clean_reset/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  clean_reset/counter_reg[12]/Q
                         net (fo=2, routed)           0.813     7.612    clean_reset/counter_reg[12]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.736 r  clean_reset/counter[0]_i_10/O
                         net (fo=1, routed)           0.151     7.887    clean_reset/counter[0]_i_10_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  clean_reset/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.961     8.972    clean_reset/counter[0]_i_4__0_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.096 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.752     9.848    digit_driver_module_inst/AR[0]
    SLICE_X1Y92          FDPE                                         f  digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    digit_driver_module_inst/CLK
    SLICE_X1Y92          FDPE                                         r  digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism              0.330   206.321    
                         clock uncertainty           -0.138   206.183    
    SLICE_X1Y92          FDPE (Recov_fdpe_C_PRE)     -0.359   205.824    digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.824    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                195.975    

Slack (MET) :             195.975ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/PRE
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.506ns  (logic 0.828ns (23.619%)  route 2.678ns (76.381%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X0Y92          FDSE                                         r  clean_reset/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  clean_reset/counter_reg[12]/Q
                         net (fo=2, routed)           0.813     7.612    clean_reset/counter_reg[12]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.736 r  clean_reset/counter[0]_i_10/O
                         net (fo=1, routed)           0.151     7.887    clean_reset/counter[0]_i_10_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  clean_reset/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.961     8.972    clean_reset/counter[0]_i_4__0_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.096 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.752     9.848    digit_driver_module_inst/AR[0]
    SLICE_X1Y92          FDPE                                         f  digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    digit_driver_module_inst/CLK
    SLICE_X1Y92          FDPE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism              0.330   206.321    
                         clock uncertainty           -0.138   206.183    
    SLICE_X1Y92          FDPE (Recov_fdpe_C_PRE)     -0.359   205.824    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.824    
                         arrival time                          -9.848    
  -------------------------------------------------------------------
                         slack                                195.975    

Slack (MET) :             196.241ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.828ns (25.592%)  route 2.407ns (74.408%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X0Y92          FDSE                                         r  clean_reset/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  clean_reset/counter_reg[12]/Q
                         net (fo=2, routed)           0.813     7.612    clean_reset/counter_reg[12]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.736 r  clean_reset/counter[0]_i_10/O
                         net (fo=1, routed)           0.151     7.887    clean_reset/counter[0]_i_10_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  clean_reset/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.961     8.972    clean_reset/counter[0]_i_4__0_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.096 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.482     9.578    scroll_bnt_module_inst/AR[0]
    SLICE_X2Y91          FDCE                                         f  scroll_bnt_module_inst/addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X2Y91          FDCE (Recov_fdce_C_CLR)     -0.361   205.819    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                        205.819    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                196.241    

Slack (MET) :             196.241ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[3]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.828ns (25.592%)  route 2.407ns (74.408%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X0Y92          FDSE                                         r  clean_reset/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  clean_reset/counter_reg[12]/Q
                         net (fo=2, routed)           0.813     7.612    clean_reset/counter_reg[12]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.736 r  clean_reset/counter[0]_i_10/O
                         net (fo=1, routed)           0.151     7.887    clean_reset/counter[0]_i_10_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  clean_reset/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.961     8.972    clean_reset/counter[0]_i_4__0_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.096 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.482     9.578    scroll_bnt_module_inst/AR[0]
    SLICE_X2Y91          FDCE                                         f  scroll_bnt_module_inst/addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X2Y91          FDCE (Recov_fdce_C_CLR)     -0.361   205.819    scroll_bnt_module_inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                        205.819    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                196.241    

Slack (MET) :             196.283ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.828ns (25.592%)  route 2.407ns (74.408%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X0Y92          FDSE                                         r  clean_reset/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  clean_reset/counter_reg[12]/Q
                         net (fo=2, routed)           0.813     7.612    clean_reset/counter_reg[12]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.736 r  clean_reset/counter[0]_i_10/O
                         net (fo=1, routed)           0.151     7.887    clean_reset/counter[0]_i_10_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  clean_reset/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.961     8.972    clean_reset/counter[0]_i_4__0_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.096 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.482     9.578    scroll_bnt_module_inst/AR[0]
    SLICE_X2Y91          FDCE                                         f  scroll_bnt_module_inst/addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X2Y91          FDCE (Recov_fdce_C_CLR)     -0.319   205.861    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                        205.861    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                196.283    

Slack (MET) :             196.283ns  (required time - arrival time)
  Source:                 clean_reset/counter_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_ssd rise@200.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        3.235ns  (logic 0.828ns (25.592%)  route 2.407ns (74.408%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.991ns = ( 205.991 - 200.000 ) 
    Source Clock Delay      (SCD):    6.343ns
    Clock Pessimism Removal (CPR):    0.327ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.719     4.522    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.724     6.343    clean_reset/CLK
    SLICE_X0Y92          FDSE                                         r  clean_reset/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDSE (Prop_fdse_C_Q)         0.456     6.799 r  clean_reset/counter_reg[12]/Q
                         net (fo=2, routed)           0.813     7.612    clean_reset/counter_reg[12]
    SLICE_X1Y91          LUT4 (Prop_lut4_I3_O)        0.124     7.736 r  clean_reset/counter[0]_i_10/O
                         net (fo=1, routed)           0.151     7.887    clean_reset/counter[0]_i_10_n_0
    SLICE_X1Y91          LUT5 (Prop_lut5_I4_O)        0.124     8.011 r  clean_reset/counter[0]_i_4__0/O
                         net (fo=2, routed)           0.961     8.972    clean_reset/counter[0]_i_4__0_n_0
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.124     9.096 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.482     9.578    scroll_bnt_module_inst/AR[0]
    SLICE_X2Y91          FDCE                                         f  scroll_bnt_module_inst/addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.639   204.295    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          1.604   205.991    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
                         clock pessimism              0.327   206.318    
                         clock uncertainty           -0.138   206.180    
    SLICE_X2Y91          FDCE (Recov_fdce_C_CLR)     -0.319   205.861    scroll_bnt_module_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                        205.861    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                196.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[0]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.029%)  route 0.246ns (56.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X0Y90          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  clean_reset/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     2.084    clean_reset/counter_reg[5]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     2.129 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.170     2.300    scroll_bnt_module_inst/AR[0]
    SLICE_X2Y91          FDCE                                         f  scroll_bnt_module_inst/addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[0]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.816    scroll_bnt_module_inst/addr_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[1]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.029%)  route 0.246ns (56.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X0Y90          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  clean_reset/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     2.084    clean_reset/counter_reg[5]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     2.129 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.170     2.300    scroll_bnt_module_inst/AR[0]
    SLICE_X2Y91          FDCE                                         f  scroll_bnt_module_inst/addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[1]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.816    scroll_bnt_module_inst/addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[2]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.029%)  route 0.246ns (56.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X0Y90          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  clean_reset/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     2.084    clean_reset/counter_reg[5]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     2.129 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.170     2.300    scroll_bnt_module_inst/AR[0]
    SLICE_X2Y91          FDCE                                         f  scroll_bnt_module_inst/addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[2]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.816    scroll_bnt_module_inst/addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            scroll_bnt_module_inst/addr_reg[3]/CLR
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.186ns (43.029%)  route 0.246ns (56.971%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X0Y90          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  clean_reset/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     2.084    clean_reset/counter_reg[5]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     2.129 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.170     2.300    scroll_bnt_module_inst/AR[0]
    SLICE_X2Y91          FDCE                                         f  scroll_bnt_module_inst/addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    scroll_bnt_module_inst/CLK
    SLICE_X2Y91          FDCE                                         r  scroll_bnt_module_inst/addr_reg[3]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X2Y91          FDCE (Remov_fdce_C_CLR)     -0.067     1.816    scroll_bnt_module_inst/addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           2.300    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[0]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.190%)  route 0.343ns (64.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X0Y90          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  clean_reset/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     2.084    clean_reset/counter_reg[5]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     2.129 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.266     2.396    digit_driver_module_inst/AR[0]
    SLICE_X1Y92          FDPE                                         f  digit_driver_module_inst/counter_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    digit_driver_module_inst/CLK
    SLICE_X1Y92          FDPE                                         r  digit_driver_module_inst/counter_reg[0]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X1Y92          FDPE (Remov_fdpe_C_PRE)     -0.095     1.788    digit_driver_module_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[1]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.190%)  route 0.343ns (64.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X0Y90          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  clean_reset/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     2.084    clean_reset/counter_reg[5]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     2.129 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.266     2.396    digit_driver_module_inst/AR[0]
    SLICE_X1Y92          FDPE                                         f  digit_driver_module_inst/counter_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    digit_driver_module_inst/CLK
    SLICE_X1Y92          FDPE                                         r  digit_driver_module_inst/counter_reg[1]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X1Y92          FDPE (Remov_fdpe_C_PRE)     -0.095     1.788    digit_driver_module_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[2]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.190%)  route 0.343ns (64.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X0Y90          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  clean_reset/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     2.084    clean_reset/counter_reg[5]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     2.129 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.266     2.396    digit_driver_module_inst/AR[0]
    SLICE_X1Y92          FDPE                                         f  digit_driver_module_inst/counter_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    digit_driver_module_inst/CLK
    SLICE_X1Y92          FDPE                                         r  digit_driver_module_inst/counter_reg[2]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X1Y92          FDPE (Remov_fdpe_C_PRE)     -0.095     1.788    digit_driver_module_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 clean_reset/counter_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            digit_driver_module_inst/counter_reg[3]/PRE
                            (removal check against rising-edge clock clk_ssd  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_ssd rise@0.000ns - clk_ssd rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.190%)  route 0.343ns (64.810%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns
    Source Clock Delay      (SCD):    1.867ns
    Clock Pessimism Removal (CPR):    0.535ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.499     1.239    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.603     1.867    clean_reset/CLK
    SLICE_X0Y90          FDSE                                         r  clean_reset/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDSE (Prop_fdse_C_Q)         0.141     2.008 r  clean_reset/counter_reg[5]/Q
                         net (fo=3, routed)           0.076     2.084    clean_reset/counter_reg[5]
    SLICE_X1Y90          LUT5 (Prop_lut5_I4_O)        0.045     2.129 f  clean_reset/counter[3]_i_2/O
                         net (fo=8, routed)           0.266     2.396    digit_driver_module_inst/AR[0]
    SLICE_X1Y92          FDPE                                         f  digit_driver_module_inst/counter_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_ssd rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.544     1.514    clk_ssd
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  clk_ssd_BUFG_inst/O
                         net (fo=50, routed)          0.876     2.419    digit_driver_module_inst/CLK
    SLICE_X1Y92          FDPE                                         r  digit_driver_module_inst/counter_reg[3]/C
                         clock pessimism             -0.535     1.883    
    SLICE_X1Y92          FDPE (Remov_fdpe_C_PRE)     -0.095     1.788    digit_driver_module_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.788    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.608    





