$date
	Mon Jan 15 19:15:04 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TB $end
$var wire 4 ! Binary_Out [3:0] $end
$var reg 16 " Encoder_In [15:0] $end
$scope module dut $end
$var wire 16 # Encoder_In [15:0] $end
$var reg 4 $ Binary_Out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
b0 #
b0 "
b0 !
$end
#100
b1 !
b1 $
b1 "
b1 #
#200
b10 !
b10 $
b10 "
b10 #
#300
b11 !
b11 $
b11 "
b11 #
#400
b100 !
b100 $
b100 "
b100 #
#500
b101 !
b101 $
b101 "
b101 #
#600
b110 !
b110 $
b110 "
b110 #
#700
b111 !
b111 $
b111 "
b111 #
#800
b1000 !
b1000 $
b1000 "
b1000 #
#900
b1001 !
b1001 $
b1001 "
b1001 #
#1000
b1010 !
b1010 $
b1010 "
b1010 #
#1100
