
---------- Begin Simulation Statistics ----------
final_tick                               942901382500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  28798                       # Simulator instruction rate (inst/s)
host_mem_usage                                 986468                       # Number of bytes of host memory used
host_op_rate                                    28988                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34724.83                       # Real time elapsed on the host
host_tick_rate                               27153519                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1000000002                       # Number of instructions simulated
sim_ops                                    1006613909                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.942901                       # Number of seconds simulated
sim_ticks                                942901382500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.980573                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits               146513613                       # Number of BTB hits
system.cpu.branchPred.BTBLookups            146542081                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 52                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            121149                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted         155835556                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              20721                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           24921                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             4200                       # Number of indirect misses.
system.cpu.branchPred.lookups               156762976                       # Number of BP lookups
system.cpu.branchPred.loop_predictor.loopPredictorCorrect     21095316                       # Number of times the loop predictor is the provider and the prediction is correct
system.cpu.branchPred.loop_predictor.loopPredictorWrong    133780040                       # Number of times the loop predictor is the provider and the prediction is wrong
system.cpu.branchPred.statistical_corrector.scPredictorCorrect      9550222                       # Number of time the SC predictor is the provider and the prediction is correct
system.cpu.branchPred.statistical_corrector.scPredictorWrong    145325134                       # Number of time the SC predictor is the provider and the prediction is wrong
system.cpu.branchPred.tage.bimodalAltMatchProviderCorrect         3013                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is correct
system.cpu.branchPred.tage.bimodalAltMatchProviderWrong          860                       # Number of times TAGE Alt Match is the bimodal and it is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageAltMatchProvider::0     17418435                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::1            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::2      1033536                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::3            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::4        94176                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::5            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::6       329553                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::7       859136                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::8       283255                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::9      2034770                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::10       490234                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::11      6832868                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::12      8634463                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::13     10060422                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::14       462836                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::15      2886323                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::16       208149                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::17      1315494                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::18     10973616                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::19      7898542                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::20     21791282                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::21            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::22     14789835                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::23            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::24      2234010                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::25            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::26     18540616                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::27            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::28      7574045                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::29            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProvider::30            0                       # TAGE provider for alt match
system.cpu.branchPred.tage.tageAltMatchProviderCorrect        30733                       # Number of times TAGE Alt Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageAltMatchProviderWouldHaveHit         6010                       # Number of times TAGE Longest Match is the provider, the prediction is wrong and Alt Match prediction was correct
system.cpu.branchPred.tage.tageAltMatchProviderWrong        10224                       # Number of times TAGE Alt Match is the provider and the prediction is wrong
system.cpu.branchPred.tage.tageBimodalProviderCorrect     17189360                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is correct
system.cpu.branchPred.tage.tageBimodalProviderWrong         3783                       # Number of times there are no hits on the TAGE tables and the bimodal prediction is wrong
system.cpu.branchPred.tage.tageLongestMatchProvider::0            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::1            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::2       804593                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::3            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::4       496354                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::5            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::6       900578                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::7       875785                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::8       407055                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::9       131394                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::10       395345                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::11      2906543                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::12      1502337                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::13      2455798                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::14       693674                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::15      1238857                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::16       780050                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::17       579947                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::18      2102997                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::19     10170942                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::20      8974624                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::21            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::22      6197952                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::23            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::24      1385277                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::25            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::26     39193101                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::27            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::28     10999613                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::29            0                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProvider::30     43552780                       # TAGE provider for longest match
system.cpu.branchPred.tage.tageLongestMatchProviderCorrect    136656048                       # Number of times TAGE Longest Match is the provider and the prediction is correct
system.cpu.branchPred.tage.tageLongestMatchProviderWouldHaveHit         5814                       # Number of times TAGE Alt Match is the provider, the prediction is wrong and Longest Match prediction was correct
system.cpu.branchPred.tage.tageLongestMatchProviderWrong        48591                       # Number of times TAGE Longest Match is the provider and the prediction is wrong
system.cpu.branchPred.usedRAS                  283613                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2007                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 458967321                       # number of cc regfile reads
system.cpu.cc_regfile_writes                457285913                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            115037                       # The number of times a branch was mispredicted
system.cpu.commit.branches                  155698105                       # Number of branches committed
system.cpu.commit.bw_lim_events              81085569                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4717                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         3257842                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts           1000081225                       # Number of instructions committed
system.cpu.commit.committedOps             1006695132                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples   1881499143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.535049                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.830463                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0   1689993945     89.82%     89.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     38051810      2.02%     91.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     16320617      0.87%     92.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      9053292      0.48%     93.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      7298959      0.39%     93.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      8192155      0.44%     94.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     30518523      1.62%     95.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       984273      0.05%     95.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     81085569      4.31%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total   1881499143                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               256548                       # Number of function calls committed.
system.cpu.commit.int_insts                 852799474                       # Number of committed integer instructions.
system.cpu.commit.loads                     282540053                       # Number of loads committed
system.cpu.commit.membars                        3812                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass         2015      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        579320556     57.55%     57.55% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          253856      0.03%     57.57% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               87      0.00%     57.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         124440      0.01%     57.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp         497422      0.05%     57.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt         196310      0.02%     57.65% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult         64707      0.01%     57.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         2805      0.00%     57.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv          27880      0.00%     57.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc        383039      0.04%     57.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     57.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            4402      0.00%     57.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     57.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu            6721      0.00%     57.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp            6364      0.00%     57.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12495      0.00%     57.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc          69428      0.01%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     57.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       282540053     28.07%     85.78% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite      143182552     14.22%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1006695132                       # Class of committed instruction
system.cpu.commit.refs                      425722605                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                   2439914                       # Number of committed Vector instructions.
system.cpu.committedInsts                  1000000002                       # Number of Instructions Simulated
system.cpu.committedOps                    1006613909                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.885803                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.885803                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles            1662249066                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                  6551                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved            146387703                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts             1010939657                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 63396784                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                 129140097                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 126342                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                 21660                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles              27068330                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                   156762976                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  85901775                       # Number of cache lines fetched
system.cpu.fetch.Cycles                    1794449865                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 58720                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           60                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                     1005224571                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    5                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                  264908                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.083128                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           87398235                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches          146817947                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.533049                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples         1881980619                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.537834                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.644956                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0               1679545966     89.24%     89.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  7228817      0.38%     89.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 10870392      0.58%     90.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  5338062      0.28%     90.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 78246387      4.16%     94.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  2857954      0.15%     94.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                 48828294      2.59%     97.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 45553183      2.42%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  3511564      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total           1881980619                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                         3822147                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               133922                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                156070346                       # Number of branches executed
system.cpu.iew.exec_nop                         91450                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.763751                       # Inst execution rate
system.cpu.iew.exec_refs                    857850618                       # number of memory reference insts executed
system.cpu.iew.exec_stores                  143424752                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles              1242197377                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts             283149988                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               5550                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             57270                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts            143558261                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts          1009943950                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts             714425866                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            202662                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts            1440283579                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                3890544                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               4758768                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 126342                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles              10875583                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked      22885267                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           216052                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          629                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation         6251                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       607425                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       609925                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       375704                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents           6251                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        65196                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          68726                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                1148900489                       # num instructions consuming a value
system.cpu.iew.wb_count                    1008641939                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.568208                       # average fanout of values written-back
system.cpu.iew.wb_producers                 652814507                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.534861                       # insts written-back per cycle
system.cpu.iew.wb_sent                     1008771257                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads               1711732956                       # number of integer regfile reads
system.cpu.int_regfile_writes               708078239                       # number of integer regfile writes
system.cpu.ipc                               0.530278                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.530278                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              2134      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             580855897     40.32%     40.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               259794      0.02%     40.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    94      0.00%     40.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              126210      0.01%     40.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp              518379      0.04%     40.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt              198353      0.01%     40.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult              65336      0.00%     40.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            3288      0.00%     40.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv               28456      0.00%     40.41% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc             401240      0.03%     40.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     40.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 4713      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 7044      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                 6614      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                12787      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               73191      0.01%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     40.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            714467994     49.60%     90.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           143454721      9.96%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             1440486245                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                   102829708                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.071385                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   65100      0.06%      0.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                  13202      0.01%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                 12390      0.01%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                 2840      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    118      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     91      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%      0.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead              101649093     98.85%     98.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               1086874      1.06%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses             1540484245                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads         4860240047                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses   1006128427                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes        1010305057                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                 1009846950                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                1440486245                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                5550                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         3238560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             33798                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            833                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      2305672                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples    1881980619                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.765410                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.820326                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0          1536206163     81.63%     81.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            45219695      2.40%     84.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            26847144      1.43%     85.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            35721321      1.90%     87.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4           113109810      6.01%     93.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            42686866      2.27%     95.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            31117521      1.65%     97.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            26747189      1.42%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            24324910      1.29%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total      1881980619                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.763858                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                2829574                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads            5576564                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses      2513512                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes           2791962                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads            272024                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           273918                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads            283149988                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           143558261                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               813980648                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 910624                       # number of misc regfile writes
system.cpu.numCycles                       1885802766                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles              1266036602                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps            1165259670                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents               28505201                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 74804456                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                2364140                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                 19086                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1751380174                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts             1010542244                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands          1169904073                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                 140575794                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents              367593031                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 126342                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles             399631598                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  4644360                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups       1281997521                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         805827                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              14123                       # count of serializing insts renamed
system.cpu.rename.skidInsts                 161617607                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           5606                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups          2304422                       # Number of vector rename lookups
system.cpu.rob.rob_reads                   2810280579                       # The number of ROB reads
system.cpu.rob.rob_writes                  2020391335                       # The number of ROB writes
system.cpu.timesIdled                           58088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                  2181020                       # number of vector regfile reads
system.cpu.vec_regfile_writes                 1562445                       # number of vector regfile writes
system.cpu.workload.numSyscalls                   904                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     32435982                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      64904676                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          103                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     32874185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        27128                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     65742502                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          27128                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             114420                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     32328400                       # Transaction distribution
system.membus.trans_dist::CleanEvict           107339                       # Transaction distribution
system.membus.trans_dist::ReadExReq          32140092                       # Transaction distribution
system.membus.trans_dist::ReadExResp         32140092                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        114420                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        214182                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     97158945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               97158945                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   4133306368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4133306368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          32468694                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                32468694    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            32468694                       # Request fanout histogram
system.membus.reqLayer0.occupancy        203013859750                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              21.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy       168495238250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             17.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            392009                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     65036789                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        59630                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          223530                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         32246863                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        32246860                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         60151                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       331858                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq       219587                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp       219587                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       179932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     98394423                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              98574355                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      7665984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4178374720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4186040704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        32462527                       # Total snoops (count)
system.tol2bus.snoopTraffic                2069017728                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         65330844                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000417                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.020412                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               65303613     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  27231      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           65330844                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        65652453316                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       48977966816                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          90244963                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                31244                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               353115                       # number of demand (read+write) hits
system.l2.demand_hits::total                   384359                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               31244                       # number of overall hits
system.l2.overall_hits::.cpu.data              353115                       # number of overall hits
system.l2.overall_hits::total                  384359                       # number of overall hits
system.l2.demand_misses::.cpu.inst              28907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data           32225606                       # number of demand (read+write) misses
system.l2.demand_misses::total               32254513                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             28907                       # number of overall misses
system.l2.overall_misses::.cpu.data          32225606                       # number of overall misses
system.l2.overall_misses::total              32254513                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   2664071969                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 3528970828000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3531634899969                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   2664071969                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 3528970828000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3531634899969                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            60151                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         32578721                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             32638872                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           60151                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        32578721                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            32638872                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.480574                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.989161                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.988224                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.480574                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.989161                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.988224                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 92160.098557                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 109508.284437                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 109492.736721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 92160.098557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 109508.284437                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 109492.736721                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            32328402                       # number of writebacks
system.l2.writebacks::total                  32328402                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         28907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data      32225606                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          32254513                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        28907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data     32225606                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         32254513                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2374985502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 3206714777002                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3209089762504                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2374985502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 3206714777002                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3209089762504                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.480574                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.989161                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.988224                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.480574                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.989161                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.988224                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 82159.528903                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 99508.284716                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 99492.736489                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 82159.528903                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 99508.284716                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 99492.736489                       # average overall mshr miss latency
system.l2.replacements                       32462527                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     32708387                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         32708387                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     32708387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     32708387                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        59630                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            59630                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        59630                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        59630                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           260                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            106770                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                106770                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data        32140093                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total            32140093                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 3519526804000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  3519526804000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data      32246863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          32246863                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.996689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996689                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 109505.806470                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 109505.806470                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data     32140093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total       32140093                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 3198125883002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 3198125883002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.996689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996689                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 99505.806751                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 99505.806751                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          31244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              31244                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        28907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            28907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   2664071969                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   2664071969                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        60151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          60151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.480574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.480574                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 92160.098557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 92160.098557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        28907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        28907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2374985502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2374985502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.480574                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.480574                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 82159.528903                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82159.528903                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        246345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            246345                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        85513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           85513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9444024000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9444024000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       331858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        331858                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.257679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.257679                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110439.629062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110439.629062                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        85513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        85513                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8588894000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8588894000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.257679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.257679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 100439.629062                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 100439.629062                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data          5405                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              5405                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data       214182                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total          214182                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data       219587                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total        219587                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.975386                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.975386                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data       214182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total       214182                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data   4168452750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total   4168452750                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.975386                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.975386                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19462.199204                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19462.199204                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32755.902539                       # Cycle average of tags in use
system.l2.tags.total_refs                    65501446                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  32500700                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.015386                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     265.673509                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        30.308575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32459.920454                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.990598                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999631                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          316                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         2925                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        25074                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4453                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 558227812                       # Number of tag accesses
system.l2.tags.data_accesses                558227812                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst        1850048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data     2062438720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2064288768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      1850048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1850048                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   2069017600                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      2069017600                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           28907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data        32225605                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            32254512                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     32328400                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           32328400                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1962080                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        2187332375                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2189294455                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1962080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1962080                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     2194309647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2194309647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     2194309647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1962080                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       2187332375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4383604102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  32328400.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     28907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples  32225605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000184956500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      2008625                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      2008625                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            84165666                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           30401439                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    32254512                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   32328400                       # Number of write requests accepted
system.mem_ctrls.readBursts                  32254512                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 32328400                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2028737                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2019254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2010922                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2009430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2003299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1999221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2000531                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2010434                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2010349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2023071                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2019710                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2018065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2024026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2023714                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2024604                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2029145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0           2035626                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1           2025925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2           2017429                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3           2020820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4           2020401                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           2016655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6           2010319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           2016857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8           2022055                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9           2015143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          2017547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          2014255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          2016633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          2019422                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          2023305                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15          2035989                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.54                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.88                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1245485861500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               161272560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1850257961500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     38614.31                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                57364.31                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       243                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 29868719                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                29902697                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.50                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              32254512                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             32328400                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 8647742                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8734510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 8143123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 6728346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  73656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 281924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                1075493                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                2021487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                2039747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                2070519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                2088930                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                2077125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                2055660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                2661871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                2428939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                3039459                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                3724523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                2105316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                2411072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                2073826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  15440                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   9409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   4372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   3740                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   2871                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   2298                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    781                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    880                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1185                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    929                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   1174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2824                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    814                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      4811476                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    859.051338                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   756.246651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   291.741814                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       143356      2.98%      2.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       148887      3.09%      6.07% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       259110      5.39%     11.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       166773      3.47%     14.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       237422      4.93%     19.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       159300      3.31%     23.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       202448      4.21%     27.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       123569      2.57%     29.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      3370611     70.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      4811476                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      2008625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.058004                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     18.080520                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023      2008623    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-25599            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       2008625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      2008625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.094782                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.023245                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      4.879996                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-31       2007609     99.95%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-47           111      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-63            40      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-79            96      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-95            33      0.00%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-111           37      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-127           45      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-143           88      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-159           72      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-175           37      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::176-191            4      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-207            7      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::208-223            6      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-239           46      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::240-255           77      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-271           65      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::272-287           53      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-303           48      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::304-319           28      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-335            3      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::336-351           11      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-367            9      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::368-383           16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-399           13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::400-415           14      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-431            7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::432-447           10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-463            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::480-495            7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::496-511            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-527            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::528-543            6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::544-559            7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::608-623            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::624-639            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-655            5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::656-671            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       2008625                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2064288768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              2069016384                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2064288768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           2069017600                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2189.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      2194.31                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2189.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   2194.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        34.25                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    17.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   17.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  942901369500                       # Total gap between requests
system.mem_ctrls.avgGap                      14599.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      1850048                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data   2062438720                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   2069016384                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1962080.058780696476                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 2187332374.602812767029                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 2194308357.586907863617                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        28907                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data     32225605                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     32328400                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   1179485750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 1849078475750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 24414156648750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40802.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     57379.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks    755192.23                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.55                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          17231911620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9158974440                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        115472963760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        84377901780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     74431674720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     246624120150                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     154390661280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       701688207750                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        744.179848                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 390697137500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  31485480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 520718765000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          17122034160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           9100576980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        114824251920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        84376247040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     74431674720.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     247347683280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     153781344960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       700983813060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        743.432798                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 389062837500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  31485480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 522353065000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     85835912                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85835912                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85835912                       # number of overall hits
system.cpu.icache.overall_hits::total        85835912                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        65863                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          65863                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        65863                       # number of overall misses
system.cpu.icache.overall_misses::total         65863                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   3435637997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3435637997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   3435637997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3435637997                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85901775                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85901775                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85901775                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85901775                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000767                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000767                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000767                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000767                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 52163.399739                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 52163.399739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 52163.399739                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 52163.399739                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2381                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                46                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    51.760870                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        59630                       # number of writebacks
system.cpu.icache.writebacks::total             59630                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         5712                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         5712                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         5712                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         5712                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        60151                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        60151                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        60151                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        60151                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   3089613499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   3089613499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   3089613499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3089613499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000700                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000700                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000700                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000700                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 51364.291516                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 51364.291516                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 51364.291516                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 51364.291516                       # average overall mshr miss latency
system.cpu.icache.replacements                  59630                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85835912                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85835912                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        65863                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         65863                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   3435637997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3435637997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85901775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85901775                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000767                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 52163.399739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 52163.399739                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         5712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         5712                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        60151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        60151                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   3089613499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   3089613499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000700                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000700                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 51364.291516                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 51364.291516                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           508.853104                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85896063                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             60151                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1428.007232                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   508.853104                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.993854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.993854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          327                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171863701                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171863701                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    284380910                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        284380910                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    284383890                       # number of overall hits
system.cpu.dcache.overall_hits::total       284383890                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data    141627265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      141627265                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data    141627428                       # number of overall misses
system.cpu.dcache.overall_misses::total     141627428                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 13040389231290                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 13040389231290                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 13040389231290                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 13040389231290                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    426008175                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    426008175                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    426011318                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    426011318                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.332452                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.332452                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.332450                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.332450                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92075.415220                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92075.415220                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92075.309249                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92075.309249                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs   1663255801                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        33303                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          23697033                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             211                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    70.188357                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   157.834123                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     32708388                       # number of writebacks
system.cpu.dcache.writebacks::total          32708388                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data    108829039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total    108829039                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data    108829039                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total    108829039                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     32798226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     32798226                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     32798231                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     32798231                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 3608001416797                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3608001416797                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 3608001920297                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3608001920297                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.076990                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.076990                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.076989                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.076989                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 110005.992909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 110005.992909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 110005.991491                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 110005.991491                       # average overall mshr miss latency
system.cpu.dcache.replacements               32797793                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    282056133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       282056133                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       744413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        744413                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  31764738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  31764738000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    282800546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    282800546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002632                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42670.853411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42670.853411                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       412562                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       412562                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       331851                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       331851                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12585897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12585897500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001173                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 37926.350983                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 37926.350983                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2318352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2318352                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data    140664318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total    140664318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 13001470580585                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 13001470580585                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    142982670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    142982670                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.983786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.983786                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 92429.059234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 92429.059234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data    108416477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total    108416477                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data     32247841                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total     32247841                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 3588480140592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3588480140592                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.225537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.225537                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 111278.151632                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 111278.151632                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2980                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2980                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          163                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          163                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3143                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3143                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.051861                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.051861                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            5                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       503500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       503500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.001591                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.001591                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data       100700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total       100700                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data         6425                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total         6425                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data       218534                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total       218534                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data   7153912705                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total   7153912705                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data       224959                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total       224959                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.971439                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.971439                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32735.925325                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32735.925325                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data       218534                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total       218534                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data   6935378705                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total   6935378705                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.971439                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.971439                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31735.925325                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31735.925325                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4280                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          172                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          172                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     19200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     19200000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4452                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.038634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.038634                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 111627.906977                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 111627.906977                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data           86                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           86                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data           86                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           86                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data      9321000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      9321000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.019317                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.019317                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 108383.720930                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 108383.720930                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data         3812                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         3812                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         3812                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         3812                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.990387                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           317190296                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          32798305                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              9.670936                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.990387                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          313                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         884837469                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        884837469                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 942901382500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 942901382500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
