Classic Timing Analyzer report for sisau
Thu Apr 25 14:50:44 2024
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Setup: 'senzor_2'
  8. Clock Setup: 'senzor_4'
  9. Clock Setup: 'senzon_1'
 10. Clock Setup: 'senzor_5'
 11. Clock Hold: 'clk'
 12. Clock Hold: 'senzor_2'
 13. Clock Hold: 'senzor_4'
 14. tsu
 15. tco
 16. tpd
 17. th
 18. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                   ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                               ; To                                 ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 6.125 ns                                       ; senzor_2                           ; Logica_miscare:inst6|dreapta       ; --         ; senzor_3 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 36.364 ns                                      ; Selectie_proba:inst1|circuit[1]    ; B_IN4_D1                           ; clk        ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.398 ns                                      ; senzon_1                           ; A_IN1_D1                           ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 12.937 ns                                      ; buton_selectie                     ; debouncing:inst5|inst              ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 125.94 MHz ( period = 7.940 ns )               ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15  ; clk        ; clk      ; 0            ;
; Clock Setup: 'senzor_5'      ; N/A                                      ; None          ; 171.73 MHz ( period = 5.823 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; 0            ;
; Clock Setup: 'senzon_1'      ; N/A                                      ; None          ; 171.73 MHz ( period = 5.823 ns )               ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; 0            ;
; Clock Setup: 'senzor_4'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15  ; senzor_4   ; senzor_4 ; 0            ;
; Clock Setup: 'senzor_2'      ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15  ; senzor_2   ; senzor_2 ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15  ; clk        ; clk      ; 12           ;
; Clock Hold: 'senzor_2'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15  ; senzor_2   ; senzor_2 ; 2            ;
; Clock Hold: 'senzor_4'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; generator_semnalPWM:inst12|inst15  ; generator_semnalPWM:inst12|inst15  ; senzor_4   ; senzor_4 ; 2            ;
; Total number of failed paths ;                                          ;               ;                                                ;                                    ;                                    ;            ;          ; 16           ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+------------------------------------+------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_2        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_4        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzon_1        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_5        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; senzor_3        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 125.94 MHz ( period = 7.940 ns )               ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 132.24 MHz ( period = 7.562 ns )               ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; 241.02 MHz ( period = 4.149 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.483 ns                ;
; N/A   ; 242.66 MHz ( period = 4.121 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.455 ns                ;
; N/A   ; 268.89 MHz ( period = 3.719 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; 269.47 MHz ( period = 3.711 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.045 ns                ;
; N/A   ; 271.96 MHz ( period = 3.677 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.174 ns                ;
; N/A   ; 307.31 MHz ( period = 3.254 ns )               ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.203 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 1.167 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 1.162 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.774 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.745 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.287 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.280 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.244 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.158 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.239 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.217 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.205 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 1.178 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.958 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.954 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.952 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 1.077 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 1.075 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.520 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.487 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.478 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.469 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.787 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.784 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led1                                            ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led2                                            ; clk        ; clk      ; None                        ; None                      ; 0.779 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|led3                                            ; clk        ; clk      ; None                        ; None                      ; 0.776 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.432 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.416 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.758 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.777 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 1.227 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.226 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 1.220 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.197 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.188 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.181 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 1.180 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 1.179 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 1.173 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.136 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 1.163 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 1.133 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 1.113 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 1.062 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.982 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst9                         ; numarator_1000:inst|numarator_10:inst1|inst9                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst12                        ; numarator_1000:inst|numarator_10:inst1|inst12                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst10                        ; numarator_1000:inst|numarator_10:inst1|inst10                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst1|inst11                        ; numarator_1000:inst|numarator_10:inst1|inst11                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst16|inst                                               ; debouncing:inst16|inst1                                              ; clk        ; clk      ; None                        ; None                      ; 0.905 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; debouncing:inst5|inst                                                ; debouncing:inst5|inst1                                               ; clk        ; clk      ; None                        ; None                      ; 0.903 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.751 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.775 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.772 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.762 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.757 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.755 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.749 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.747 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.746 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.231 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 1.236 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 1.142 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; divizor_frecventa:inst2|divizor_5:inst3|inst2                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; divizor_frecventa:inst2|divizor_5:inst3|inst1                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; divizor_frecventa:inst2|divizor_5:inst3|inst                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst9   ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst11 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst9  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst10 ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst11  ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; divizor_frecventa:inst2|divizor_10:inst4|inst9                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; divizor_frecventa:inst2|divizor_10:inst|inst10                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; divizor_frecventa:inst2|divizor_10:inst|inst9                        ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst9                          ; numarator_1000:inst|numarator_10:inst|inst9                          ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst11                         ; numarator_1000:inst|numarator_10:inst|inst11                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst10                         ; numarator_1000:inst|numarator_10:inst|inst10                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; numarator_1000:inst|numarator_10:inst|inst12                         ; numarator_1000:inst|numarator_10:inst|inst12                         ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; divizor_frecventa:inst2|divizor_10:inst4|inst11                      ; clk        ; clk      ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst4|inst12                      ; divizor_frecventa:inst2|divizor_10:inst4|inst10                      ; clk        ; clk      ; None                        ; None                      ; 1.475 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_10:inst|inst11                       ; divizor_frecventa:inst2|divizor_10:inst|inst12                       ; clk        ; clk      ; None                        ; None                      ; 0.750 ns                ;
; N/A   ; Restricted to 340.02 MHz ( period = 2.941 ns ) ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                        ; None                      ; 1.241 ns                ;
+-------+------------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_2'                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; senzor_2   ; senzor_2 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_4'                                                                                                                                                                                                                    ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                              ; To                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; senzor_4   ; senzor_4 ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzon_1'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 171.73 MHz ( period = 5.823 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.532 ns                ;
; N/A   ; 173.07 MHz ( period = 5.778 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.327 ns                ;
; N/A   ; 183.02 MHz ( period = 5.464 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 183.79 MHz ( period = 5.441 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.233 ns                ;
; N/A   ; 186.95 MHz ( period = 5.349 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.139 ns                ;
; N/A   ; 187.37 MHz ( period = 5.337 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.054 ns                ;
; N/A   ; 188.18 MHz ( period = 5.314 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.108 ns                ;
; N/A   ; 188.18 MHz ( period = 5.314 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.045 ns                ;
; N/A   ; 190.01 MHz ( period = 5.263 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.861 ns                ;
; N/A   ; 190.11 MHz ( period = 5.260 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.068 ns                ;
; N/A   ; 190.33 MHz ( period = 5.254 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.969 ns                ;
; N/A   ; 191.75 MHz ( period = 5.215 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.863 ns                ;
; N/A   ; 195.31 MHz ( period = 5.120 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 4.160 ns                ;
; N/A   ; 196.35 MHz ( period = 5.093 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.790 ns                ;
; N/A   ; 197.04 MHz ( period = 5.075 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.955 ns                ;
; N/A   ; 201.82 MHz ( period = 4.955 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.692 ns                ;
; N/A   ; 201.90 MHz ( period = 4.953 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.882 ns                ;
; N/A   ; 203.54 MHz ( period = 4.913 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.663 ns                ;
; N/A   ; 204.04 MHz ( period = 4.901 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.715 ns                ;
; N/A   ; 204.29 MHz ( period = 4.895 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.654 ns                ;
; N/A   ; 205.09 MHz ( period = 4.876 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.447 ns                ;
; N/A   ; 205.97 MHz ( period = 4.855 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.608 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.630 ns                ;
; N/A   ; 207.08 MHz ( period = 4.829 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 209.47 MHz ( period = 4.774 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.590 ns                ;
; N/A   ; 209.73 MHz ( period = 4.768 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.807 ns                ;
; N/A   ; 210.75 MHz ( period = 4.745 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.482 ns                ;
; N/A   ; 213.17 MHz ( period = 4.691 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.505 ns                ;
; N/A   ; 213.45 MHz ( period = 4.685 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.444 ns                ;
; N/A   ; 215.80 MHz ( period = 4.634 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.682 ns                ;
; N/A   ; 219.73 MHz ( period = 4.551 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.597 ns                ;
; N/A   ; 233.37 MHz ( period = 4.285 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 3.100 ns                ;
; N/A   ; 266.60 MHz ( period = 3.751 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.798 ns                ;
; N/A   ; 299.40 MHz ( period = 3.340 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzon_1   ; senzon_1 ; None                        ; None                      ; 2.157 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'senzor_5'                                                                                                                                                                                                        ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)             ; From                               ; To                                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 171.73 MHz ( period = 5.823 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.532 ns                ;
; N/A   ; 173.07 MHz ( period = 5.778 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.327 ns                ;
; N/A   ; 183.02 MHz ( period = 5.464 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.179 ns                ;
; N/A   ; 183.79 MHz ( period = 5.441 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.233 ns                ;
; N/A   ; 186.95 MHz ( period = 5.349 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.139 ns                ;
; N/A   ; 187.37 MHz ( period = 5.337 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.054 ns                ;
; N/A   ; 188.18 MHz ( period = 5.314 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.108 ns                ;
; N/A   ; 188.18 MHz ( period = 5.314 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.045 ns                ;
; N/A   ; 190.01 MHz ( period = 5.263 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.861 ns                ;
; N/A   ; 190.11 MHz ( period = 5.260 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.068 ns                ;
; N/A   ; 190.33 MHz ( period = 5.254 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[5] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.969 ns                ;
; N/A   ; 191.75 MHz ( period = 5.215 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.863 ns                ;
; N/A   ; 195.31 MHz ( period = 5.120 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 4.160 ns                ;
; N/A   ; 196.35 MHz ( period = 5.093 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.790 ns                ;
; N/A   ; 197.04 MHz ( period = 5.075 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.955 ns                ;
; N/A   ; 201.82 MHz ( period = 4.955 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.692 ns                ;
; N/A   ; 201.90 MHz ( period = 4.953 ns ) ; Logica_miscare:inst6|count_ture[5] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.882 ns                ;
; N/A   ; 203.54 MHz ( period = 4.913 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[0] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.663 ns                ;
; N/A   ; 204.04 MHz ( period = 4.901 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.715 ns                ;
; N/A   ; 204.29 MHz ( period = 4.895 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.654 ns                ;
; N/A   ; 205.09 MHz ( period = 4.876 ns ) ; Logica_miscare:inst6|count_ture[4] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.447 ns                ;
; N/A   ; 205.97 MHz ( period = 4.855 ns ) ; Logica_miscare:inst6|count_ture[3] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.608 ns                ;
; N/A   ; 206.70 MHz ( period = 4.838 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[2] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.630 ns                ;
; N/A   ; 207.08 MHz ( period = 4.829 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[1] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.621 ns                ;
; N/A   ; 207.13 MHz ( period = 4.828 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.567 ns                ;
; N/A   ; 209.47 MHz ( period = 4.774 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.590 ns                ;
; N/A   ; 209.73 MHz ( period = 4.768 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.529 ns                ;
; N/A   ; 210.04 MHz ( period = 4.761 ns ) ; Logica_miscare:inst6|count_ture[0] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.807 ns                ;
; N/A   ; 210.75 MHz ( period = 4.745 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[4] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.482 ns                ;
; N/A   ; 213.17 MHz ( period = 4.691 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.505 ns                ;
; N/A   ; 213.45 MHz ( period = 4.685 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[3] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.444 ns                ;
; N/A   ; 215.80 MHz ( period = 4.634 ns ) ; Logica_miscare:inst6|count_ture[1] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.682 ns                ;
; N/A   ; 219.73 MHz ( period = 4.551 ns ) ; Logica_miscare:inst6|count_ture[2] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.597 ns                ;
; N/A   ; 233.37 MHz ( period = 4.285 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 3.100 ns                ;
; N/A   ; 266.60 MHz ( period = 3.751 ns ) ; Logica_miscare:inst6|count_ture[6] ; Logica_miscare:inst6|count_ture[6] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.798 ns                ;
; N/A   ; 299.40 MHz ( period = 3.340 ns ) ; Logica_miscare:inst6|count_ture[7] ; Logica_miscare:inst6|count_ture[7] ; senzor_5   ; senzor_5 ; None                        ; None                      ; 2.157 ns                ;
+-------+----------------------------------+------------------------------------+------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                                                                   ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                 ; To                                                                   ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15                                    ; generator_semnalPWM:inst12|inst15                                    ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15                                     ; generator_semnalPWM:inst7|inst15                                     ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12 ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst10 ; clk        ; clk      ; None                       ; None                       ; 0.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; START_STOP:inst15|inst                                               ; START_STOP:inst15|inst                                               ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst11                        ; numarator_1000:inst|numarator_10:inst2|inst11                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst10                        ; numarator_1000:inst|numarator_10:inst2|inst10                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst12                        ; numarator_1000:inst|numarator_10:inst2|inst12                        ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; numarator_1000:inst|numarator_10:inst2|inst9                         ; numarator_1000:inst|numarator_10:inst2|inst9                         ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[0]                                      ; Selectie_proba:inst1|circuit[0]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; Selectie_proba:inst1|circuit[1]                                      ; Selectie_proba:inst1|circuit[1]                                      ; clk        ; clk      ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12  ; divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst10  ; clk        ; clk      ; None                       ; None                       ; 1.241 ns                 ;
+------------------------------------------+----------------------------------------------------------------------+----------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_2'                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; senzor_2   ; senzor_2 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; senzor_2   ; senzor_2 ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'senzor_4'                                                                                                                                                                                                        ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                              ; To                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst12|inst15 ; generator_semnalPWM:inst12|inst15 ; senzor_4   ; senzor_4 ; None                       ; None                       ; 0.501 ns                 ;
; Not operational: Clock Skew > Data Delay ; generator_semnalPWM:inst7|inst15  ; generator_semnalPWM:inst7|inst15  ; senzor_4   ; senzor_4 ; None                       ; None                       ; 0.501 ns                 ;
+------------------------------------------+-----------------------------------+-----------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                          ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From             ; To                                         ; To Clock ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+
; N/A   ; None         ; 6.125 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A   ; None         ; 6.011 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
; N/A   ; None         ; 5.855 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A   ; None         ; 5.801 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A   ; None         ; 5.645 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A   ; None         ; 5.494 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A   ; None         ; 5.284 ns   ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A   ; None         ; 5.170 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A   ; None         ; 4.981 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A   ; None         ; 4.960 ns   ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A   ; None         ; 4.771 ns   ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A   ; None         ; 4.550 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A   ; None         ; 3.595 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A   ; None         ; 3.385 ns   ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A   ; None         ; -12.528 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A   ; None         ; -12.671 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
+-------+--------------+------------+------------------+--------------------------------------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                           ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                          ; To                  ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+
; N/A                                     ; None                                                ; 36.364 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 36.186 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN4_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.894 ns  ; Selectie_proba:inst1|circuit[1]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.894 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.716 ns  ; Selectie_proba:inst1|circuit[0]               ; B_IN3_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.716 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN1_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.671 ns  ; Selectie_proba:inst1|circuit[1]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 35.493 ns  ; Selectie_proba:inst1|circuit[0]               ; A_IN2_D1            ; clk        ;
; N/A                                     ; None                                                ; 34.354 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 34.176 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN4_D2            ; clk        ;
; N/A                                     ; None                                                ; 34.067 ns  ; Selectie_proba:inst1|circuit[1]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 34.067 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 34.012 ns  ; Selectie_proba:inst1|circuit[1]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.889 ns  ; Selectie_proba:inst1|circuit[0]               ; D_IN3_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.889 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN1_D2            ; clk        ;
; N/A                                     ; None                                                ; 33.834 ns  ; Selectie_proba:inst1|circuit[0]               ; C_IN2_D2            ; clk        ;
; N/A                                     ; None                                                ; 31.861 ns  ; START_STOP:inst15|inst                        ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 31.624 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3_board ; clk        ;
; N/A                                     ; None                                                ; 31.584 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2_board ; clk        ;
; N/A                                     ; None                                                ; 31.516 ns  ; START_STOP:inst15|inst                        ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 30.920 ns  ; Selectie_proba:inst1|led3                     ; info_circuit3       ; clk        ;
; N/A                                     ; None                                                ; 30.588 ns  ; Selectie_proba:inst1|led2                     ; info_circuit2       ; clk        ;
; N/A                                     ; None                                                ; 30.533 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1       ; clk        ;
; N/A                                     ; None                                                ; 30.460 ns  ; Selectie_proba:inst1|led1                     ; info_circuit1_board ; clk        ;
; N/A                                     ; None                                                ; 30.229 ns  ; Selectie_proba:inst1|circuit[0]               ; circuit[0]          ; clk        ;
; N/A                                     ; None                                                ; 30.149 ns  ; Selectie_proba:inst1|circuit[1]               ; circuit[1]          ; clk        ;
; N/A                                     ; None                                                ; 29.698 ns  ; START_STOP:inst15|inst                        ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 29.688 ns  ; START_STOP:inst15|inst                        ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 24.325 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; clk        ;
; N/A                                     ; None                                                ; 23.980 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; clk        ;
; N/A                                     ; None                                                ; 22.975 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; clk        ;
; N/A                                     ; None                                                ; 22.965 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; clk        ;
; N/A                                     ; None                                                ; 19.095 ns  ; numarator_1000:inst|numarator_10:inst2|inst10 ; A[9]                ; clk        ;
; N/A                                     ; None                                                ; 18.876 ns  ; numarator_1000:inst|numarator_10:inst2|inst12 ; A[11]               ; clk        ;
; N/A                                     ; None                                                ; 18.514 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.474 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.387 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.360 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.320 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.304 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.233 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.150 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 18.006 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 18.006 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.966 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.966 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.879 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.879 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.852 ns  ; Logica_miscare:inst6|count_ture[0]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.852 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.829 ns  ; numarator_1000:inst|numarator_10:inst2|inst9  ; A[8]                ; clk        ;
; N/A                                     ; None                                                ; 17.821 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.812 ns  ; Logica_miscare:inst6|count_ture[3]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.812 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.796 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.796 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.781 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.725 ns  ; Logica_miscare:inst6|count_ture[1]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.725 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.712 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.694 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.667 ns  ; Logica_miscare:inst6|count_ture[0]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.663 ns  ; numarator_1000:inst|numarator_10:inst2|inst11 ; A[10]               ; clk        ;
; N/A                                     ; None                                                ; 17.642 ns  ; Logica_miscare:inst6|count_ture[2]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.642 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.627 ns  ; Logica_miscare:inst6|count_ture[3]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.611 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.590 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.558 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.540 ns  ; Logica_miscare:inst6|count_ture[1]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.457 ns  ; Logica_miscare:inst6|count_ture[2]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.436 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.392 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.392 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.238 ns  ; Logica_miscare:inst6|count_ture[4]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.238 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 17.132 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.132 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 17.019 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.978 ns  ; Logica_miscare:inst6|count_ture[5]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.978 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.918 ns  ; numarator_1000:inst|numarator_10:inst1|inst10 ; A[5]                ; clk        ;
; N/A                                     ; None                                                ; 16.897 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.865 ns  ; Logica_miscare:inst6|count_ture[4]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.782 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.743 ns  ; Logica_miscare:inst6|count_ture[5]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.628 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.504 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.464 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.377 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.350 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.310 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.294 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.223 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.179 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.179 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.162 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.140 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.139 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.139 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.122 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.089 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.052 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.052 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.035 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 16.025 ns  ; Logica_miscare:inst6|count_ture[0]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.025 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 16.008 ns  ; Logica_miscare:inst6|count_ture[0]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.985 ns  ; Logica_miscare:inst6|count_ture[3]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.985 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.969 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.969 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.968 ns  ; Logica_miscare:inst6|count_ture[3]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.952 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.935 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.930 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.930 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.898 ns  ; Logica_miscare:inst6|count_ture[1]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.898 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.881 ns  ; Logica_miscare:inst6|count_ture[1]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.837 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.815 ns  ; Logica_miscare:inst6|count_ture[2]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.815 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.798 ns  ; Logica_miscare:inst6|count_ture[2]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.776 ns  ; Logica_miscare:inst6|count_ture[6]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.776 ns  ; Logica_miscare:inst6|count_ture[6]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.697 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.683 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN4_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.575 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.565 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.565 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.543 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.447 ns  ; numarator_1000:inst|numarator_10:inst1|inst9  ; A[4]                ; clk        ;
; N/A                                     ; None                                                ; 15.421 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.411 ns  ; Logica_miscare:inst6|count_ture[4]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.411 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.355 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.305 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.305 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.233 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.201 ns  ; Logica_miscare:inst6|count_ture[4]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.151 ns  ; Logica_miscare:inst6|count_ture[5]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.151 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.144 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 15.079 ns  ; Logica_miscare:inst6|count_ture[5]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 15.013 ns  ; numarator_1000:inst|numarator_10:inst1|inst11 ; A[6]                ; clk        ;
; N/A                                     ; None                                                ; 15.006 ns  ; numarator_1000:inst|numarator_10:inst1|inst12 ; A[7]                ; clk        ;
; N/A                                     ; None                                                ; 14.990 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN2_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.906 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.906 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.767 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.752 ns  ; Logica_miscare:inst6|count_ture[7]            ; B_IN3_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.752 ns  ; Logica_miscare:inst6|count_ture[7]            ; A_IN1_D1            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.620 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_2   ;
; N/A                                     ; None                                                ; 14.613 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.425 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.410 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_B               ; senzor_4   ;
; N/A                                     ; None                                                ; 14.379 ns  ; numarator_1000:inst|numarator_10:inst|inst10  ; A[1]                ; clk        ;
; N/A                                     ; None                                                ; 14.275 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_2   ;
; N/A                                     ; None                                                ; 14.271 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 14.103 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.103 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 14.065 ns  ; generator_semnalPWM:inst7|inst15              ; PWM_A               ; senzor_4   ;
; N/A                                     ; None                                                ; 13.949 ns  ; Logica_miscare:inst6|count_ture[6]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.949 ns  ; Logica_miscare:inst6|count_ture[6]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.822 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.668 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN4_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.532 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.480 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.369 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_2   ;
; N/A                                     ; None                                                ; 13.359 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_2   ;
; N/A                                     ; None                                                ; 13.326 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN2_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 13.322 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 13.159 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_D               ; senzor_4   ;
; N/A                                     ; None                                                ; 13.149 ns  ; generator_semnalPWM:inst12|inst15             ; PWM_C               ; senzor_4   ;
; N/A                                     ; None                                                ; 13.079 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.079 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzor_5   ;
; N/A                                     ; None                                                ; 13.005 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 13.005 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.925 ns  ; Logica_miscare:inst6|count_ture[7]            ; D_IN3_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 12.925 ns  ; Logica_miscare:inst6|count_ture[7]            ; C_IN1_D2            ; senzon_1   ;
; N/A                                     ; None                                                ; 12.839 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.795 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.795 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.710 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.683 ns  ; numarator_1000:inst|numarator_10:inst|inst9   ; A[0]                ; clk        ;
; N/A                                     ; None                                                ; 12.682 ns  ; numarator_1000:inst|numarator_10:inst|inst12  ; A[3]                ; clk        ;
; N/A                                     ; None                                                ; 12.629 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.500 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN4_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 12.367 ns  ; Logica_miscare:inst6|stanga                   ; B_IN4_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 12.251 ns  ; numarator_1000:inst|numarator_10:inst|inst11  ; A[2]                ; clk        ;
; N/A                                     ; None                                                ; 12.183 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.183 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 12.017 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_2   ;
; N/A                                     ; None                                                ; 11.973 ns  ; Logica_miscare:inst6|dreapta                  ; B_IN3_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.973 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN1_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.840 ns  ; Logica_miscare:inst6|stanga                   ; B_IN3_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.840 ns  ; Logica_miscare:inst6|stanga                   ; A_IN1_D1            ; senzor_3   ;
; N/A                                     ; None                                                ; 11.807 ns  ; Logica_miscare:inst6|dreapta                  ; A_IN2_D1            ; senzor_4   ;
; N/A                                     ; None                                                ; 11.674 ns  ; Logica_miscare:inst6|stanga                   ; A_IN2_D1            ; senzor_3   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                               ;                     ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------------------------+---------------------+------------+


+-------------------------------------------------------------------+
; tpd                                                               ;
+-------+-------------------+-----------------+----------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From     ; To       ;
+-------+-------------------+-----------------+----------+----------+
; N/A   ; None              ; 16.398 ns       ; senzon_1 ; B_IN3_D1 ;
; N/A   ; None              ; 16.398 ns       ; senzon_1 ; A_IN1_D1 ;
; N/A   ; None              ; 16.022 ns       ; senzor_5 ; B_IN3_D1 ;
; N/A   ; None              ; 16.022 ns       ; senzor_5 ; A_IN1_D1 ;
; N/A   ; None              ; 15.476 ns       ; senzon_1 ; B_IN4_D1 ;
; N/A   ; None              ; 14.894 ns       ; senzor_5 ; B_IN4_D1 ;
; N/A   ; None              ; 14.783 ns       ; senzon_1 ; A_IN2_D1 ;
; N/A   ; None              ; 14.779 ns       ; senzor_2 ; B_IN4_D1 ;
; N/A   ; None              ; 14.571 ns       ; senzon_1 ; D_IN3_D2 ;
; N/A   ; None              ; 14.571 ns       ; senzon_1 ; C_IN1_D2 ;
; N/A   ; None              ; 14.252 ns       ; senzor_2 ; B_IN3_D1 ;
; N/A   ; None              ; 14.252 ns       ; senzor_2 ; A_IN1_D1 ;
; N/A   ; None              ; 14.222 ns       ; senzor_3 ; B_IN4_D1 ;
; N/A   ; None              ; 14.201 ns       ; senzor_5 ; A_IN2_D1 ;
; N/A   ; None              ; 14.195 ns       ; senzor_5 ; D_IN3_D2 ;
; N/A   ; None              ; 14.195 ns       ; senzor_5 ; C_IN1_D2 ;
; N/A   ; None              ; 14.086 ns       ; senzor_2 ; A_IN2_D1 ;
; N/A   ; None              ; 13.888 ns       ; senzor_4 ; B_IN4_D1 ;
; N/A   ; None              ; 13.542 ns       ; senzor_3 ; B_IN3_D1 ;
; N/A   ; None              ; 13.542 ns       ; senzor_3 ; A_IN1_D1 ;
; N/A   ; None              ; 13.529 ns       ; senzor_3 ; A_IN2_D1 ;
; N/A   ; None              ; 13.466 ns       ; senzon_1 ; D_IN4_D2 ;
; N/A   ; None              ; 13.361 ns       ; senzor_4 ; B_IN3_D1 ;
; N/A   ; None              ; 13.361 ns       ; senzor_4 ; A_IN1_D1 ;
; N/A   ; None              ; 13.195 ns       ; senzor_4 ; A_IN2_D1 ;
; N/A   ; None              ; 13.124 ns       ; senzon_1 ; C_IN2_D2 ;
; N/A   ; None              ; 12.884 ns       ; senzor_5 ; D_IN4_D2 ;
; N/A   ; None              ; 12.765 ns       ; senzor_2 ; D_IN4_D2 ;
; N/A   ; None              ; 12.542 ns       ; senzor_5 ; C_IN2_D2 ;
; N/A   ; None              ; 12.425 ns       ; senzor_2 ; D_IN3_D2 ;
; N/A   ; None              ; 12.425 ns       ; senzor_2 ; C_IN1_D2 ;
; N/A   ; None              ; 12.423 ns       ; senzor_2 ; C_IN2_D2 ;
; N/A   ; None              ; 12.209 ns       ; senzor_3 ; D_IN4_D2 ;
; N/A   ; None              ; 11.875 ns       ; senzor_4 ; D_IN4_D2 ;
; N/A   ; None              ; 11.867 ns       ; senzor_3 ; C_IN2_D2 ;
; N/A   ; None              ; 11.713 ns       ; senzor_3 ; D_IN3_D2 ;
; N/A   ; None              ; 11.713 ns       ; senzor_3 ; C_IN1_D2 ;
; N/A   ; None              ; 11.535 ns       ; senzor_4 ; D_IN3_D2 ;
; N/A   ; None              ; 11.535 ns       ; senzor_4 ; C_IN1_D2 ;
; N/A   ; None              ; 11.533 ns       ; senzor_4 ; C_IN2_D2 ;
+-------+-------------------+-----------------+----------+----------+


+--------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From             ; To                                         ; To Clock ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+
; N/A           ; None        ; 12.937 ns ; buton_selectie   ; debouncing:inst5|inst                      ; clk      ;
; N/A           ; None        ; 12.794 ns ; buton_START_STOP ; debouncing:inst16|inst                     ; clk      ;
; N/A           ; None        ; -2.450 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_2 ;
; N/A           ; None        ; -2.660 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_4 ;
; N/A           ; None        ; -3.452 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_2 ;
; N/A           ; None        ; -3.508 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_2 ;
; N/A           ; None        ; -3.615 ns ; senzor_4         ; Logica_miscare:inst6|stanga                ; senzor_3 ;
; N/A           ; None        ; -3.662 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_4 ;
; N/A           ; None        ; -3.718 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[10] ; senzor_4 ;
; N/A           ; None        ; -4.306 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_2 ;
; N/A           ; None        ; -4.341 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_2 ;
; N/A           ; None        ; -4.420 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_2 ;
; N/A           ; None        ; -4.516 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[10] ; senzor_4 ;
; N/A           ; None        ; -4.551 ns ; senzor_2         ; Logica_miscare:inst6|factor_dc_driverA[11] ; senzor_4 ;
; N/A           ; None        ; -4.617 ns ; senzor_2         ; Logica_miscare:inst6|dreapta               ; senzor_3 ;
; N/A           ; None        ; -4.630 ns ; senzor_4         ; Logica_miscare:inst6|factor_dc_driverB[11] ; senzor_4 ;
+---------------+-------------+-----------+------------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 25 14:50:43 2024
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off sisau -c sisau --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "Logica_miscare:inst6|count_ture[0]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[1]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[2]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[3]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[4]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[5]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[6]" is a latch
    Warning: Node "Logica_miscare:inst6|count_ture[7]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverA[11]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[10]" is a latch
    Warning: Node "Logica_miscare:inst6|factor_dc_driverB[11]" is a latch
    Warning: Node "Logica_miscare:inst6|stanga" is a latch
    Warning: Node "Logica_miscare:inst6|dreapta" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
    Info: Assuming node "senzor_2" is an undefined clock
    Info: Assuming node "senzor_4" is an undefined clock
    Info: Assuming node "senzon_1" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_5" is a latch enable. Will not compute fmax for this pin.
    Info: Assuming node "senzor_3" is a latch enable. Will not compute fmax for this pin.
Warning: Found 48 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "Logica_miscare:inst6|dreapta" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|stanga" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverB[10]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[11]" as buffer
    Info: Detected ripple clock "Logica_miscare:inst6|factor_dc_driverA[10]" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|stanga~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst~2" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst10" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst4|inst12" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|directie_driverB~4" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst16|inst" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst13" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst12" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst12" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst~1" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst1|inst9" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~0" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst11" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst|inst9" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst10" as buffer
    Info: Detected ripple clock "numarator_1000:inst|numarator_10:inst2|inst11" as buffer
    Info: Detected gated clock "debouncing:inst16|inst3" as buffer
    Info: Detected gated clock "numarator_1000:inst|inst3~0" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst~2" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst12|inst6~1" as buffer
    Info: Detected gated clock "generator_semnalPWM:inst7|inst~0" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12" as buffer
    Info: Detected ripple clock "divizor_frecventa:inst2|divizor_5:inst3|inst2" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst1" as buffer
    Info: Detected ripple clock "debouncing:inst5|inst" as buffer
    Info: Detected gated clock "debouncing:inst5|inst3" as buffer
    Info: Detected gated clock "Logica_miscare:inst6|always0~0" as buffer
Info: Clock "clk" has Internal fmax of 125.94 MHz between source register "generator_semnalPWM:inst12|inst15" and destination register "generator_semnalPWM:inst12|inst15" (period= 7.94 ns)
    Info: + Longest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: - Smallest clock skew is -7.175 ns
        Info: + Shortest clock path from clock "clk" to destination register is 9.911 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.082 ns) + CELL(0.970 ns) = 5.669 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.155 ns) + CELL(0.206 ns) = 7.030 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst6~0'
            Info: 5: + IC(0.685 ns) + CELL(0.206 ns) = 7.921 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; COMB Node = 'generator_semnalPWM:inst12|inst6~1'
            Info: 6: + IC(0.382 ns) + CELL(0.615 ns) = 8.918 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 7: + IC(0.327 ns) + CELL(0.666 ns) = 9.911 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 4.733 ns ( 47.76 % )
            Info: Total interconnect delay = 5.178 ns ( 52.24 % )
        Info: - Longest clock path from clock "clk" to source register is 17.086 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.082 ns) + CELL(0.970 ns) = 5.669 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.124 ns) + CELL(0.970 ns) = 7.763 ns; Loc. = LCFF_X25_Y11_N11; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 5: + IC(1.077 ns) + CELL(0.370 ns) = 9.210 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 6: + IC(0.326 ns) + CELL(0.970 ns) = 10.506 ns; Loc. = LCFF_X26_Y11_N17; Fanout = 10; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 7: + IC(0.517 ns) + CELL(0.370 ns) = 11.393 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 8: + IC(0.327 ns) + CELL(0.970 ns) = 12.690 ns; Loc. = LCFF_X26_Y11_N3; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 9: + IC(0.484 ns) + CELL(0.623 ns) = 13.797 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~1'
            Info: 10: + IC(0.370 ns) + CELL(0.624 ns) = 14.791 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~2'
            Info: 11: + IC(0.687 ns) + CELL(0.615 ns) = 16.093 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 12: + IC(0.327 ns) + CELL(0.666 ns) = 17.086 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 9.218 ns ( 53.95 % )
            Info: Total interconnect delay = 7.868 ns ( 46.05 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_2" Internal fmax is restricted to 360.1 MHz between source register "generator_semnalPWM:inst12|inst15" and destination register "generator_semnalPWM:inst12|inst15"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is -1.427 ns
            Info: + Shortest clock path from clock "senzor_2" to destination register is 6.053 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
                Info: 2: + IC(1.365 ns) + CELL(0.206 ns) = 2.516 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
                Info: 3: + IC(0.409 ns) + CELL(0.370 ns) = 3.295 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 3; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
                Info: 4: + IC(0.386 ns) + CELL(0.624 ns) = 4.305 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~0'
                Info: 5: + IC(0.389 ns) + CELL(0.366 ns) = 5.060 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
                Info: 6: + IC(0.327 ns) + CELL(0.666 ns) = 6.053 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
                Info: Total cell delay = 3.177 ns ( 52.49 % )
                Info: Total interconnect delay = 2.876 ns ( 47.51 % )
            Info: - Longest clock path from clock "senzor_2" to source register is 7.480 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
                Info: 2: + IC(1.365 ns) + CELL(0.206 ns) = 2.516 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
                Info: 3: + IC(0.406 ns) + CELL(0.370 ns) = 3.292 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[11]'
                Info: 4: + IC(0.693 ns) + CELL(0.206 ns) = 4.191 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~1'
                Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 5.185 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~2'
                Info: 6: + IC(0.687 ns) + CELL(0.615 ns) = 6.487 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
                Info: 7: + IC(0.327 ns) + CELL(0.666 ns) = 7.480 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
                Info: Total cell delay = 3.632 ns ( 48.56 % )
                Info: Total interconnect delay = 3.848 ns ( 51.44 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzor_4" Internal fmax is restricted to 360.1 MHz between source register "generator_semnalPWM:inst12|inst15" and destination register "generator_semnalPWM:inst12|inst15"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.501 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 0.501 ns ( 100.00 % )
        Info: - Smallest clock skew is -1.427 ns
            Info: + Shortest clock path from clock "senzor_4" to destination register is 5.843 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
                Info: 2: + IC(0.995 ns) + CELL(0.366 ns) = 2.306 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
                Info: 3: + IC(0.409 ns) + CELL(0.370 ns) = 3.085 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 3; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
                Info: 4: + IC(0.386 ns) + CELL(0.624 ns) = 4.095 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~0'
                Info: 5: + IC(0.389 ns) + CELL(0.366 ns) = 4.850 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
                Info: 6: + IC(0.327 ns) + CELL(0.666 ns) = 5.843 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
                Info: Total cell delay = 3.337 ns ( 57.11 % )
                Info: Total interconnect delay = 2.506 ns ( 42.89 % )
            Info: - Longest clock path from clock "senzor_4" to source register is 7.270 ns
                Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
                Info: 2: + IC(0.995 ns) + CELL(0.366 ns) = 2.306 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
                Info: 3: + IC(0.406 ns) + CELL(0.370 ns) = 3.082 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[11]'
                Info: 4: + IC(0.693 ns) + CELL(0.206 ns) = 3.981 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~1'
                Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 4.975 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~2'
                Info: 6: + IC(0.687 ns) + CELL(0.615 ns) = 6.277 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
                Info: 7: + IC(0.327 ns) + CELL(0.666 ns) = 7.270 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
                Info: Total cell delay = 3.792 ns ( 52.16 % )
                Info: Total interconnect delay = 3.478 ns ( 47.84 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "senzon_1" has Internal fmax of 171.73 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.823 ns)
    Info: + Longest register to register delay is 4.532 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(1.024 ns) + CELL(0.706 ns) = 1.730 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.816 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.322 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 3; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 2.909 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 6: + IC(1.417 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.710 ns ( 37.73 % )
        Info: Total interconnect delay = 2.822 ns ( 62.27 % )
    Info: - Smallest clock skew is 0.111 ns
        Info: + Shortest clock path from clock "senzon_1" to destination register is 5.427 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 3; CLK Node = 'senzon_1'
            Info: 2: + IC(1.393 ns) + CELL(0.206 ns) = 2.544 ns; Loc. = LCCOMB_X27_Y10_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 3.725 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.336 ns) + CELL(0.366 ns) = 5.427 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.517 ns ( 27.95 % )
            Info: Total interconnect delay = 3.910 ns ( 72.05 % )
        Info: - Longest clock path from clock "senzon_1" to source register is 5.316 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 3; CLK Node = 'senzon_1'
            Info: 2: + IC(1.393 ns) + CELL(0.206 ns) = 2.544 ns; Loc. = LCCOMB_X27_Y10_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 3.725 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.385 ns) + CELL(0.206 ns) = 5.316 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.357 ns ( 25.53 % )
            Info: Total interconnect delay = 3.959 ns ( 74.47 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Info: Clock "senzor_5" has Internal fmax of 171.73 MHz between source register "Logica_miscare:inst6|count_ture[3]" and destination register "Logica_miscare:inst6|count_ture[5]" (period= 5.823 ns)
    Info: + Longest register to register delay is 4.532 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
        Info: 2: + IC(1.024 ns) + CELL(0.706 ns) = 1.730 ns; Loc. = LCCOMB_X18_Y10_N14; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~7'
        Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.816 ns; Loc. = LCCOMB_X18_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|Add0~9'
        Info: 4: + IC(0.000 ns) + CELL(0.506 ns) = 2.322 ns; Loc. = LCCOMB_X18_Y10_N18; Fanout = 3; COMB Node = 'Logica_miscare:inst6|Add0~10'
        Info: 5: + IC(0.381 ns) + CELL(0.206 ns) = 2.909 ns; Loc. = LCCOMB_X18_Y10_N4; Fanout = 1; COMB Node = 'Logica_miscare:inst6|count_ture~18'
        Info: 6: + IC(1.417 ns) + CELL(0.206 ns) = 4.532 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
        Info: Total cell delay = 1.710 ns ( 37.73 % )
        Info: Total interconnect delay = 2.822 ns ( 62.27 % )
    Info: - Smallest clock skew is 0.111 ns
        Info: + Shortest clock path from clock "senzor_5" to destination register is 5.581 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 3; CLK Node = 'senzor_5'
            Info: 2: + IC(1.397 ns) + CELL(0.366 ns) = 2.698 ns; Loc. = LCCOMB_X27_Y10_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 3.879 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.336 ns) + CELL(0.366 ns) = 5.581 ns; Loc. = LCCOMB_X15_Y11_N16; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[5]'
            Info: Total cell delay = 1.667 ns ( 29.87 % )
            Info: Total interconnect delay = 3.914 ns ( 70.13 % )
        Info: - Longest clock path from clock "senzor_5" to source register is 5.470 ns
            Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_99; Fanout = 3; CLK Node = 'senzor_5'
            Info: 2: + IC(1.397 ns) + CELL(0.366 ns) = 2.698 ns; Loc. = LCCOMB_X27_Y10_N30; Fanout = 1; COMB Node = 'Logica_miscare:inst6|always0~0'
            Info: 3: + IC(1.181 ns) + CELL(0.000 ns) = 3.879 ns; Loc. = CLKCTRL_G4; Fanout = 8; COMB Node = 'Logica_miscare:inst6|always0~0clkctrl'
            Info: 4: + IC(1.385 ns) + CELL(0.206 ns) = 5.470 ns; Loc. = LCCOMB_X22_Y10_N6; Fanout = 2; REG Node = 'Logica_miscare:inst6|count_ture[3]'
            Info: Total cell delay = 1.507 ns ( 27.55 % )
            Info: Total interconnect delay = 3.963 ns ( 72.45 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.402 ns
Warning: Circuit may not operate. Detected 12 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst12|inst15" and destination pin or register "generator_semnalPWM:inst12|inst15" for clock "clk" (Hold time is 6.676 ns)
    Info: + Largest clock skew is 7.175 ns
        Info: + Longest clock path from clock "clk" to destination register is 17.086 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.082 ns) + CELL(0.970 ns) = 5.669 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.124 ns) + CELL(0.970 ns) = 7.763 ns; Loc. = LCFF_X25_Y11_N11; Fanout = 7; REG Node = 'numarator_1000:inst|numarator_10:inst|inst9'
            Info: 5: + IC(1.077 ns) + CELL(0.370 ns) = 9.210 ns; Loc. = LCCOMB_X26_Y11_N6; Fanout = 5; COMB Node = 'numarator_1000:inst|inst12'
            Info: 6: + IC(0.326 ns) + CELL(0.970 ns) = 10.506 ns; Loc. = LCFF_X26_Y11_N17; Fanout = 10; REG Node = 'numarator_1000:inst|numarator_10:inst1|inst9'
            Info: 7: + IC(0.517 ns) + CELL(0.370 ns) = 11.393 ns; Loc. = LCCOMB_X26_Y11_N0; Fanout = 5; COMB Node = 'numarator_1000:inst|inst13'
            Info: 8: + IC(0.327 ns) + CELL(0.970 ns) = 12.690 ns; Loc. = LCFF_X26_Y11_N3; Fanout = 6; REG Node = 'numarator_1000:inst|numarator_10:inst2|inst12'
            Info: 9: + IC(0.484 ns) + CELL(0.623 ns) = 13.797 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~1'
            Info: 10: + IC(0.370 ns) + CELL(0.624 ns) = 14.791 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~2'
            Info: 11: + IC(0.687 ns) + CELL(0.615 ns) = 16.093 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 12: + IC(0.327 ns) + CELL(0.666 ns) = 17.086 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 9.218 ns ( 53.95 % )
            Info: Total interconnect delay = 7.868 ns ( 46.05 % )
        Info: - Shortest clock path from clock "clk" to source register is 9.911 ns
            Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
            Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
            Info: 3: + IC(1.082 ns) + CELL(0.970 ns) = 5.669 ns; Loc. = LCFF_X25_Y7_N11; Fanout = 7; REG Node = 'divizor_frecventa:inst2|divizor_10:inst4|inst12'
            Info: 4: + IC(1.155 ns) + CELL(0.206 ns) = 7.030 ns; Loc. = LCCOMB_X26_Y11_N10; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst6~0'
            Info: 5: + IC(0.685 ns) + CELL(0.206 ns) = 7.921 ns; Loc. = LCCOMB_X27_Y11_N4; Fanout = 2; COMB Node = 'generator_semnalPWM:inst12|inst6~1'
            Info: 6: + IC(0.382 ns) + CELL(0.615 ns) = 8.918 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 7: + IC(0.327 ns) + CELL(0.666 ns) = 9.911 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 4.733 ns ( 47.76 % )
            Info: Total interconnect delay = 5.178 ns ( 52.24 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "senzor_2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst12|inst15" and destination pin or register "generator_semnalPWM:inst12|inst15" for clock "senzor_2" (Hold time is 928 ps)
    Info: + Largest clock skew is 1.427 ns
        Info: + Longest clock path from clock "senzor_2" to destination register is 7.480 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
            Info: 2: + IC(1.365 ns) + CELL(0.206 ns) = 2.516 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
            Info: 3: + IC(0.406 ns) + CELL(0.370 ns) = 3.292 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[11]'
            Info: 4: + IC(0.693 ns) + CELL(0.206 ns) = 4.191 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~1'
            Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 5.185 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~2'
            Info: 6: + IC(0.687 ns) + CELL(0.615 ns) = 6.487 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 7: + IC(0.327 ns) + CELL(0.666 ns) = 7.480 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 3.632 ns ( 48.56 % )
            Info: Total interconnect delay = 3.848 ns ( 51.44 % )
        Info: - Shortest clock path from clock "senzor_2" to source register is 6.053 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
            Info: 2: + IC(1.365 ns) + CELL(0.206 ns) = 2.516 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
            Info: 3: + IC(0.409 ns) + CELL(0.370 ns) = 3.295 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 3; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
            Info: 4: + IC(0.386 ns) + CELL(0.624 ns) = 4.305 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~0'
            Info: 5: + IC(0.389 ns) + CELL(0.366 ns) = 5.060 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 6: + IC(0.327 ns) + CELL(0.666 ns) = 6.053 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 3.177 ns ( 52.49 % )
            Info: Total interconnect delay = 2.876 ns ( 47.51 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock "senzor_4" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "generator_semnalPWM:inst12|inst15" and destination pin or register "generator_semnalPWM:inst12|inst15" for clock "senzor_4" (Hold time is 928 ps)
    Info: + Largest clock skew is 1.427 ns
        Info: + Longest clock path from clock "senzor_4" to destination register is 7.270 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
            Info: 2: + IC(0.995 ns) + CELL(0.366 ns) = 2.306 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
            Info: 3: + IC(0.406 ns) + CELL(0.370 ns) = 3.082 ns; Loc. = LCCOMB_X27_Y11_N28; Fanout = 5; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[11]'
            Info: 4: + IC(0.693 ns) + CELL(0.206 ns) = 3.981 ns; Loc. = LCCOMB_X26_Y11_N8; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~1'
            Info: 5: + IC(0.370 ns) + CELL(0.624 ns) = 4.975 ns; Loc. = LCCOMB_X26_Y11_N12; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~2'
            Info: 6: + IC(0.687 ns) + CELL(0.615 ns) = 6.277 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 7: + IC(0.327 ns) + CELL(0.666 ns) = 7.270 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 3.792 ns ( 52.16 % )
            Info: Total interconnect delay = 3.478 ns ( 47.84 % )
        Info: - Shortest clock path from clock "senzor_4" to source register is 5.843 ns
            Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 6; CLK Node = 'senzor_4'
            Info: 2: + IC(0.995 ns) + CELL(0.366 ns) = 2.306 ns; Loc. = LCCOMB_X27_Y11_N20; Fanout = 5; COMB Node = 'Logica_miscare:inst6|directie_driverB~4'
            Info: 3: + IC(0.409 ns) + CELL(0.370 ns) = 3.085 ns; Loc. = LCCOMB_X27_Y11_N8; Fanout = 3; REG Node = 'Logica_miscare:inst6|factor_dc_driverB[10]'
            Info: 4: + IC(0.386 ns) + CELL(0.624 ns) = 4.095 ns; Loc. = LCCOMB_X27_Y11_N16; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst~0'
            Info: 5: + IC(0.389 ns) + CELL(0.366 ns) = 4.850 ns; Loc. = LCCOMB_X27_Y11_N22; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst'
            Info: 6: + IC(0.327 ns) + CELL(0.666 ns) = 5.843 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
            Info: Total cell delay = 3.337 ns ( 57.11 % )
            Info: Total interconnect delay = 2.506 ns ( 42.89 % )
    Info: - Micro clock to output delay of source is 0.304 ns
    Info: - Shortest register to register delay is 0.501 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X27_Y11_N14; Fanout = 1; COMB Node = 'generator_semnalPWM:inst12|inst15~0'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X27_Y11_N15; Fanout = 2; REG Node = 'generator_semnalPWM:inst12|inst15'
        Info: Total cell delay = 0.501 ns ( 100.00 % )
    Info: + Micro hold delay of destination is 0.306 ns
Info: tsu for register "Logica_miscare:inst6|dreapta" (data pin = "senzor_2", clock pin = "senzor_3") is 6.125 ns
    Info: + Longest pin to register delay is 7.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_103; Fanout = 6; CLK Node = 'senzor_2'
        Info: 2: + IC(6.013 ns) + CELL(0.366 ns) = 7.324 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.311 ns ( 17.90 % )
        Info: Total interconnect delay = 6.013 ns ( 82.10 % )
    Info: + Micro setup delay of destination is 1.508 ns
    Info: - Shortest clock path from clock "senzor_3" to destination register is 2.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_101; Fanout = 9; CLK Node = 'senzor_3'
        Info: 2: + IC(0.977 ns) + CELL(0.206 ns) = 2.128 ns; Loc. = LCCOMB_X27_Y11_N30; Fanout = 2; COMB Node = 'Logica_miscare:inst6|stanga~0'
        Info: 3: + IC(0.373 ns) + CELL(0.206 ns) = 2.707 ns; Loc. = LCCOMB_X27_Y11_N24; Fanout = 3; REG Node = 'Logica_miscare:inst6|dreapta'
        Info: Total cell delay = 1.357 ns ( 50.13 % )
        Info: Total interconnect delay = 1.350 ns ( 49.87 % )
Info: tco from clock "clk" to destination pin "B_IN4_D1" through register "Selectie_proba:inst1|circuit[1]" is 36.364 ns
    Info: + Longest clock path from clock "clk" to source register is 24.977 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.082 ns) + CELL(0.970 ns) = 5.669 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(2.198 ns) + CELL(0.970 ns) = 8.837 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.042 ns) + CELL(0.970 ns) = 10.849 ns; Loc. = LCFF_X5_Y6_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.042 ns) + CELL(0.970 ns) = 12.861 ns; Loc. = LCFF_X9_Y5_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 14.224 ns; Loc. = LCFF_X9_Y5_N15; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.606 ns) + CELL(0.970 ns) = 15.800 ns; Loc. = LCFF_X10_Y5_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(2.082 ns) + CELL(0.970 ns) = 18.852 ns; Loc. = LCFF_X24_Y6_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.395 ns) + CELL(0.970 ns) = 20.217 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: 11: + IC(0.440 ns) + CELL(0.623 ns) = 21.280 ns; Loc. = LCCOMB_X24_Y6_N10; Fanout = 1; COMB Node = 'debouncing:inst5|inst3'
        Info: 12: + IC(2.180 ns) + CELL(0.000 ns) = 23.460 ns; Loc. = CLKCTRL_G3; Fanout = 5; COMB Node = 'debouncing:inst5|inst3~clkctrl'
        Info: 13: + IC(0.851 ns) + CELL(0.666 ns) = 24.977 ns; Loc. = LCFF_X22_Y10_N17; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: Total cell delay = 11.119 ns ( 44.52 % )
        Info: Total interconnect delay = 13.858 ns ( 55.48 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 11.083 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y10_N17; Fanout = 13; REG Node = 'Selectie_proba:inst1|circuit[1]'
        Info: 2: + IC(0.476 ns) + CELL(0.370 ns) = 0.846 ns; Loc. = LCCOMB_X22_Y10_N28; Fanout = 3; COMB Node = 'Selectie_proba:inst1|Decoder0~0'
        Info: 3: + IC(0.370 ns) + CELL(0.577 ns) = 1.793 ns; Loc. = LCCOMB_X22_Y10_N14; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~6'
        Info: 4: + IC(1.389 ns) + CELL(0.615 ns) = 3.797 ns; Loc. = LCCOMB_X27_Y10_N24; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverB[1]~2'
        Info: 5: + IC(0.383 ns) + CELL(0.370 ns) = 4.550 ns; Loc. = LCCOMB_X27_Y10_N26; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[1]~10'
        Info: 6: + IC(3.297 ns) + CELL(3.236 ns) = 11.083 ns; Loc. = PIN_135; Fanout = 0; PIN Node = 'B_IN4_D1'
        Info: Total cell delay = 5.168 ns ( 46.63 % )
        Info: Total interconnect delay = 5.915 ns ( 53.37 % )
Info: Longest tpd from source pin "senzon_1" to destination pin "B_IN3_D1" is 16.398 ns
    Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_104; Fanout = 3; CLK Node = 'senzon_1'
    Info: 2: + IC(6.178 ns) + CELL(0.589 ns) = 7.712 ns; Loc. = LCCOMB_X22_Y10_N10; Fanout = 1; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~1'
    Info: 3: + IC(1.352 ns) + CELL(0.577 ns) = 9.641 ns; Loc. = LCCOMB_X27_Y10_N20; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~3'
    Info: 4: + IC(0.382 ns) + CELL(0.370 ns) = 10.393 ns; Loc. = LCCOMB_X27_Y10_N16; Fanout = 2; COMB Node = 'Logica_miscare:inst6|directie_driverA[0]~9'
    Info: 5: + IC(2.769 ns) + CELL(3.236 ns) = 16.398 ns; Loc. = PIN_134; Fanout = 0; PIN Node = 'B_IN3_D1'
    Info: Total cell delay = 5.717 ns ( 34.86 % )
    Info: Total interconnect delay = 10.681 ns ( 65.14 % )
Info: th for register "debouncing:inst5|inst" (data pin = "buton_selectie", clock pin = "clk") is 12.937 ns
    Info: + Longest clock path from clock "clk" to destination register is 19.913 ns
        Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.547 ns) + CELL(0.970 ns) = 3.617 ns; Loc. = LCFF_X21_Y7_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_10:inst|inst12'
        Info: 3: + IC(1.082 ns) + CELL(0.970 ns) = 5.669 ns; Loc. = LCFF_X25_Y7_N25; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst|inst12'
        Info: 4: + IC(2.198 ns) + CELL(0.970 ns) = 8.837 ns; Loc. = LCFF_X1_Y6_N23; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst1|inst12'
        Info: 5: + IC(1.042 ns) + CELL(0.970 ns) = 10.849 ns; Loc. = LCFF_X5_Y6_N17; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst1|numarator_10:inst2|inst12'
        Info: 6: + IC(1.042 ns) + CELL(0.970 ns) = 12.861 ns; Loc. = LCFF_X9_Y5_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst|inst12'
        Info: 7: + IC(0.393 ns) + CELL(0.970 ns) = 14.224 ns; Loc. = LCFF_X9_Y5_N15; Fanout = 4; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst1|inst12'
        Info: 8: + IC(0.606 ns) + CELL(0.970 ns) = 15.800 ns; Loc. = LCFF_X10_Y5_N23; Fanout = 5; REG Node = 'divizor_frecventa:inst2|divizor_1000:inst2|numarator_10:inst2|inst12'
        Info: 9: + IC(2.082 ns) + CELL(0.970 ns) = 18.852 ns; Loc. = LCFF_X24_Y6_N7; Fanout = 6; REG Node = 'divizor_frecventa:inst2|divizor_5:inst3|inst2'
        Info: 10: + IC(0.395 ns) + CELL(0.666 ns) = 19.913 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 9.526 ns ( 47.84 % )
        Info: Total interconnect delay = 10.387 ns ( 52.16 % )
    Info: + Micro hold delay of destination is 0.306 ns
    Info: - Shortest pin to register delay is 7.282 ns
        Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'buton_selectie'
        Info: 2: + IC(6.033 ns) + CELL(0.206 ns) = 7.174 ns; Loc. = LCCOMB_X24_Y6_N14; Fanout = 1; COMB Node = 'debouncing:inst5|inst~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.282 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 2; REG Node = 'debouncing:inst5|inst'
        Info: Total cell delay = 1.249 ns ( 17.15 % )
        Info: Total interconnect delay = 6.033 ns ( 82.85 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 171 megabytes
    Info: Processing ended: Thu Apr 25 14:50:44 2024
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


