# Reading pref.tcl
# do pwm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/nicov/OneDrive/Escritorio/Labs\ digitales/Nuevopwm {C:/Users/nicov/OneDrive/Escritorio/Labs digitales/Nuevopwm/pwm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:21 on Jul 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nicov/OneDrive/Escritorio/Labs digitales/Nuevopwm" C:/Users/nicov/OneDrive/Escritorio/Labs digitales/Nuevopwm/pwm.v 
# -- Compiling module pwm
# 
# Top level modules:
# 	pwm
# End time: 22:10:21 on Jul 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/nicov/OneDrive/Escritorio/Labs\ digitales/Nuevopwm {C:/Users/nicov/OneDrive/Escritorio/Labs digitales/Nuevopwm/timer_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 22:10:21 on Jul 09,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/nicov/OneDrive/Escritorio/Labs digitales/Nuevopwm" C:/Users/nicov/OneDrive/Escritorio/Labs digitales/Nuevopwm/timer_input.v 
# -- Compiling module timer_input
# 
# Top level modules:
# 	timer_input
# End time: 22:10:21 on Jul 09,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim rtl_work.pwm
# vsim rtl_work.pwm 
# Start time: 22:11:36 on Jul 09,2021
# Loading rtl_work.pwm
# Loading rtl_work.timer_input
add wave sim:/pwm/*
# End time: 22:16:30 on Jul 09,2021, Elapsed time: 0:04:54
# Errors: 0, Warnings: 0
