
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003065                       # Number of seconds simulated
sim_ticks                                  3064508500                       # Number of ticks simulated
final_tick                                 3064508500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  61439                       # Simulator instruction rate (inst/s)
host_op_rate                                   130365                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               50282173                       # Simulator tick rate (ticks/s)
host_mem_usage                                2212252                       # Number of bytes of host memory used
host_seconds                                    60.95                       # Real time elapsed on the host
sim_insts                                     3744478                       # Number of instructions simulated
sim_ops                                       7945257                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             32192                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             61312                       # Number of bytes read from this memory
system.physmem.bytes_read::total                93504                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        32192                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           32192                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                503                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data                958                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1461                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst             10504784                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             20007123                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30511908                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst        10504784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           10504784                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst            10504784                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            20007123                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               30511908                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1157.703828                       # Cycle average of tags in use
system.l2.total_refs                             6585                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1245                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.289157                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           216.125826                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             450.897725                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             490.680277                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.052765                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.110082                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.119795                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.282643                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 6188                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                  296                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    6484                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks              338                       # number of Writeback hits
system.l2.Writeback_hits::total                   338                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                  7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     7                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  6188                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   303                       # number of demand (read+write) hits
system.l2.demand_hits::total                     6491                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 6188                       # number of overall hits
system.l2.overall_hits::cpu.data                  303                       # number of overall hits
system.l2.overall_hits::total                    6491                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                503                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                513                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1016                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              445                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 445                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 503                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 958                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1461                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                503                       # number of overall misses
system.l2.overall_misses::cpu.data                958                       # number of overall misses
system.l2.overall_misses::total                  1461                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     26840500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     28859000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        55699500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     23423500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      23423500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      26840500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      52282500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         79123000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     26840500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     52282500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        79123000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             6691                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              809                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                7500                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks          338                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total               338                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            452                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               452                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              6691                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              1261                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 7952                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             6691                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             1261                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                7952                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.075176                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.634116                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.135467                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.984513                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.984513                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.075176                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.759715                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.183727                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.075176                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.759715                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.183727                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53360.834990                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 56255.360624                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54822.342520                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52637.078652                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52637.078652                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53360.834990                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 54574.634656                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54156.741958                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53360.834990                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 54574.634656                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54156.741958                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           503                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           513                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1016                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          445                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            445                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            503                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            958                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1461                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           503                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           958                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1461                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     20716500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     22668000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     43384500                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     17996500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     17996500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     20716500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     40664500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     61381000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     20716500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     40664500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     61381000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.075176                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.634116                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.135467                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.984513                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.984513                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.075176                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.759715                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.183727                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.075176                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.759715                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.183727                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41185.884692                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 44187.134503                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42701.279528                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40441.573034                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40441.573034                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41185.884692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 42447.286013                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42013.004791                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41185.884692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 42447.286013                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42013.004791                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                 1556722                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1556722                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            133401                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               948951                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  903253                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.184367                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                 1341                       # Number of system calls
system.cpu.numCycles                          6131039                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1148165                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        6648196                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1556722                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             903253                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2243605                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  588393                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles                2091435                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                   57                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           507                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    979864                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 12028                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5938646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.182788                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.220126                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3728089     62.78%     62.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   255956      4.31%     67.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   112743      1.90%     68.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    78449      1.32%     70.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   199367      3.36%     73.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    96449      1.62%     75.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   275349      4.64%     79.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   223742      3.77%     83.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   968502     16.31%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5938646                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.253908                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.084351                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1554043                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1830519                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   1874243                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                224977                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 454864                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               12144873                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                 454864                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1746070                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1259111                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          23136                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1888652                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                566813                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               11945218                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 88520                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 219959                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                169304                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands            13392049                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              30137602                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         27952777                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2184825                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               9277947                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4114102                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               1360                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           1359                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1697697                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1038077                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              983743                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             31418                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17178                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   11038197                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                1406                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   9823839                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued            262055                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         3064032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      5215067                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             64                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5938646                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.654222                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.725987                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2487371     41.88%     41.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              736270     12.40%     54.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              459663      7.74%     62.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1352124     22.77%     84.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              508544      8.56%     93.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              313446      5.28%     98.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               58564      0.99%     99.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               22231      0.37%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 433      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5938646                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 1332976     93.10%     93.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.10% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                 65236      4.56%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  15418      1.08%     98.73% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 18200      1.27%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            218851      2.23%      2.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7455759     75.89%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     78.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              243067      2.47%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               978618      9.96%     90.56% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              927544      9.44%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                9823839                       # Type of FU issued
system.cpu.iq.rate                           1.602312                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1431830                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.145751                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           25940460                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13345613                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      8679967                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1339749                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             758085                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       619588                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               10332115                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  704703                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            67393                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       303999                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          305                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       225340                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1685                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            77                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 454864                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  349221                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 43706                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            11039603                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             24149                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1038077                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               983743                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               1356                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  23317                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             63                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          42064                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       101649                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               143713                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               9401939                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                896560                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            421900                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      1744583                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1070756                       # Number of branches executed
system.cpu.iew.exec_stores                     848023                       # Number of stores executed
system.cpu.iew.exec_rate                     1.533498                       # Inst execution rate
system.cpu.iew.wb_sent                        9377321                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       9299555                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   6409218                       # num instructions producing a value
system.cpu.iew.wb_consumers                  10324272                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       1.516799                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.620791                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         3094936                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1342                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            133443                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5483782                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.448864                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.256633                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3069275     55.97%     55.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       656287     11.97%     67.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       419967      7.66%     75.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       635909     11.60%     87.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       158223      2.89%     90.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       101331      1.85%     91.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        41404      0.76%     92.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        57750      1.05%     93.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       343636      6.27%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5483782                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              3744478                       # Number of instructions committed
system.cpu.commit.committedOps                7945257                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        1492481                       # Number of memory references committed
system.cpu.commit.loads                        734078                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     956802                       # Number of branches committed
system.cpu.commit.fp_insts                     598767                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   7732762                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events                343636                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                     16180339                       # The number of ROB reads
system.cpu.rob.rob_writes                    22539105                       # The number of ROB writes
system.cpu.timesIdled                           48752                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          192393                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     3744478                       # Number of Instructions Simulated
system.cpu.committedOps                       7945257                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total               3744478                       # Number of Instructions Simulated
system.cpu.cpi                               1.637355                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.637355                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.610741                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.610741                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18011559                       # number of integer regfile reads
system.cpu.int_regfile_writes                10393685                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    791049                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   226295                       # number of floating regfile writes
system.cpu.misc_regfile_reads                 3820682                       # number of misc regfile reads
system.cpu.misc_regfile_writes                      1                       # number of misc regfile writes
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   6289                       # number of replacements
system.cpu.icache.tagsinuse                369.976119                       # Cycle average of tags in use
system.cpu.icache.total_refs                   972900                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   6690                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                 145.426009                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     369.976119                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.722610                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.722610                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst       972900                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          972900                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        972900                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           972900                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       972900                       # number of overall hits
system.cpu.icache.overall_hits::total          972900                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         6964                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          6964                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         6964                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           6964                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         6964                       # number of overall misses
system.cpu.icache.overall_misses::total          6964                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    116495999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116495999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    116495999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116495999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    116495999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116495999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       979864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       979864                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       979864                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       979864                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       979864                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       979864                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.007107                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007107                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.007107                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007107                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.007107                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007107                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 16728.316916                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 16728.316916                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 16728.316916                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 16728.316916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 16728.316916                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 16728.316916                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          103                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    34.333333                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          273                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          273                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          273                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          273                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          273                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         6691                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         6691                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         6691                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         6691                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         6691                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         6691                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     95413499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     95413499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     95413499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     95413499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     95413499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     95413499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.006828                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006828                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.006828                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006828                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.006828                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006828                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 14259.975938                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14259.975938                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 14259.975938                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14259.975938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 14259.975938                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14259.975938                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                    749                       # number of replacements
system.cpu.dcache.tagsinuse                509.161288                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  1584078                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                   1261                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                1256.207772                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle               35106000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     509.161288                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.994456                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.994456                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data       825579                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          825579                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       758499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         758499                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       1584078                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1584078                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      1584078                       # number of overall hits
system.cpu.dcache.overall_hits::total         1584078                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3491                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3491                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          455                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          455                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         3946                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           3946                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         3946                       # number of overall misses
system.cpu.dcache.overall_misses::total          3946                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    139627500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    139627500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24947500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24947500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    164575000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    164575000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    164575000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    164575000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       829070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       829070                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       758954                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      1588024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1588024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      1588024                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1588024                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.004211                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004211                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000600                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000600                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.002485                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002485                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.002485                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002485                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39996.419364                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39996.419364                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54829.670330                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54829.670330                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41706.791688                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41706.791688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41706.791688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41706.791688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          316                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.307692                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks          338                       # number of writebacks
system.cpu.dcache.writebacks::total               338                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         2682                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2682                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         2685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         2685                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         2685                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         2685                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          809                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          809                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          452                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          452                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         1261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1261                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         1261                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1261                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     32648500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     32648500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     23945500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     23945500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     56594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     56594000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     56594000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     56594000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000976                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000596                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000794                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000794                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000794                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000794                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40356.613103                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40356.613103                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 52976.769912                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52976.769912                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 44880.253767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44880.253767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 44880.253767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 44880.253767                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
