<h1>ALU-8bit</h1>
<h4>An 8-bit arithmetic logic unit made in verilog, that implements:</h4>
<ul>
  <li><b>Addition</b> - using a <b>ML-CLA arhitecture</b></li>
  <li><b>Subtraction</b> - using the adder cell</li>
  <li><b>Product</b> - using <b>Booth radix-4</b> arhitecture</li>
  <li><b>Division</b> - using <b>SRT radix-2</b> arhitecture</li>
  <li><b>Control unit</b> - to select the operation</li>
</ul>
<h2>Overview</h2>
<img src="https://raw.githubusercontent.com/Emi004/ALU-8bit/refs/heads/main/design.png?token=GHSAT0AAAAAADATQGFHMINH6YFQ4FF3YRJQZ7ENOCA"/>
