Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date              : Thu Aug 13 02:36:44 2020
| Host              : prflow-compute-0-0 running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file zcu102_wrapper_timing_summary_routed.rpt -pb zcu102_wrapper_timing_summary_routed.pb -rpx zcu102_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : zcu102_wrapper
| Device            : xczu9eg-ffvb1156
| Speed File        : -2  PRODUCTION 1.20 05-21-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.038        0.000                      0               152842        0.010        0.000                      0               152842        3.498        0.000                       0                 65054  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk_pl_0                         {0.000 5.001}      10.001          99.990          
zcu102_i/clk_wiz_0/inst/clk_in1  {0.000 5.001}      10.001          99.990          
  clk_out2_zcu102_clk_wiz_0_0    {0.000 5.001}      10.001          99.990          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
zcu102_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    4.550        0.000                       0                     1  
  clk_out2_zcu102_clk_wiz_0_0          4.038        0.000                      0               152362        0.010        0.000                      0               152362        3.498        0.000                       0                 65053  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            clk_out2_zcu102_clk_wiz_0_0  clk_out2_zcu102_clk_wiz_0_0        7.911        0.000                      0                  480        0.110        0.000                      0                  480  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  zcu102_i/clk_wiz_0/inst/clk_in1
  To Clock:  zcu102_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         zcu102_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { zcu102_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.001      8.930      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.551      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            0.450         5.001       4.550      MMCM_X0Y3  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_zcu102_clk_wiz_0_0
  To Clock:  clk_out2_zcu102_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.038ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.498ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.641ns (47.152%)  route 2.960ns (52.848%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.470 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.254ns (routing 1.178ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.624     9.862    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X53Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.254    14.470    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X53Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]/C
                         clock pessimism             -0.428    14.042    
                         clock uncertainty           -0.068    13.974    
    SLICE_X53Y65         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    13.900    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[16]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.641ns (47.152%)  route 2.960ns (52.848%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.470 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.254ns (routing 1.178ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.624     9.862    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X53Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.254    14.470    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X53Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]/C
                         clock pessimism             -0.428    14.042    
                         clock uncertainty           -0.068    13.974    
    SLICE_X53Y65         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    13.900    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[17]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.641ns (47.152%)  route 2.960ns (52.848%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.470 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.254ns (routing 1.178ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.624     9.862    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X53Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.254    14.470    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X53Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
                         clock pessimism             -0.428    14.042    
                         clock uncertainty           -0.068    13.974    
    SLICE_X53Y65         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    13.900    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 2.641ns (47.152%)  route 2.960ns (52.848%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.220ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 14.470 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.254ns (routing 1.178ns, distribution 1.076ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.624     9.862    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X53Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.254    14.470    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X53Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]/C
                         clock pessimism             -0.428    14.042    
                         clock uncertainty           -0.068    13.974    
    SLICE_X53Y65         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    13.900    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[5]
  -------------------------------------------------------------------
                         required time                         13.900    
                         arrival time                          -9.862    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.641ns (46.985%)  route 2.980ns (53.015%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 14.522 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.306ns (routing 1.178ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.644     9.882    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X58Y67         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.306    14.522    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X58Y67         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]/C
                         clock pessimism             -0.428    14.094    
                         clock uncertainty           -0.068    14.026    
    SLICE_X58Y67         FDRE (Setup_HFF_SLICEM_C_R)
                                                     -0.074    13.952    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[12]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.641ns (46.985%)  route 2.980ns (53.015%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 14.522 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.306ns (routing 1.178ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.644     9.882    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X58Y67         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.306    14.522    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X58Y67         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]/C
                         clock pessimism             -0.428    14.094    
                         clock uncertainty           -0.068    14.026    
    SLICE_X58Y67         FDRE (Setup_GFF_SLICEM_C_R)
                                                     -0.074    13.952    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[13]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.641ns (46.985%)  route 2.980ns (53.015%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 14.522 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.306ns (routing 1.178ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.644     9.882    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X58Y67         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.306    14.522    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X58Y67         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]/C
                         clock pessimism             -0.428    14.094    
                         clock uncertainty           -0.068    14.026    
    SLICE_X58Y67         FDRE (Setup_FFF_SLICEM_C_R)
                                                     -0.074    13.952    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[14]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.641ns (46.985%)  route 2.980ns (53.015%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.521ns = ( 14.522 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.306ns (routing 1.178ns, distribution 1.128ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.644     9.882    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X58Y67         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.306    14.522    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X58Y67         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]/C
                         clock pessimism             -0.428    14.094    
                         clock uncertainty           -0.068    14.026    
    SLICE_X58Y67         FDRE (Setup_EFF_SLICEM_C_R)
                                                     -0.074    13.952    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[15]
  -------------------------------------------------------------------
                         required time                         13.952    
                         arrival time                          -9.882    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 2.641ns (47.706%)  route 2.895ns (52.294%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.472 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.178ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.559     9.797    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X53Y64         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.256    14.472    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X53Y64         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]/C
                         clock pessimism             -0.428    14.044    
                         clock uncertainty           -0.068    13.976    
    SLICE_X53Y64         FDRE (Setup_DFF_SLICEM_C_R)
                                                     -0.074    13.902    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[2]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.105    

Slack (MET) :             4.105ns  (required time - arrival time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.536ns  (logic 2.641ns (47.706%)  route 2.895ns (52.294%))
  Logic Levels:           11  (DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.471ns = ( 14.472 - 10.001 ) 
    Source Clock Delay      (SCD):    4.261ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.610ns (routing 1.293ns, distribution 1.317ns)
  Clock Net Delay (Destination): 2.256ns (routing 1.178ns, distribution 1.078ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.610     4.261    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/ap_clk
    SLICE_X66Y48         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.340 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U245/din0_buf1_reg[6]/Q
                         net (fo=8, routed)           1.004     5.344    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/B[6]
    DSP48E2_X11Y25       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[6]_B2_DATA[6])
                                                      0.151     5.495 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA_INST/B2_DATA[6]
                         net (fo=1, routed)           0.000     5.495    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_A_B_DATA.B2_DATA<6>
    DSP48E2_X11Y25       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[6]_B2B1[6])
                                                      0.073     5.568 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA_INST/B2B1[6]
                         net (fo=1, routed)           0.000     5.568    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_PREADD_DATA.B2B1<6>
    DSP48E2_X11Y25       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[6]_V[35])
                                                      0.609     6.177 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER_INST/V[35]
                         net (fo=1, routed)           0.000     6.177    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_MULTIPLIER.V<35>
    DSP48E2_X11Y25       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[35]_V_DATA[35])
                                                      0.046     6.223 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA_INST/V_DATA[35]
                         net (fo=1, routed)           0.000     6.223    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_M_DATA.V_DATA<35>
    DSP48E2_X11Y25       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[35]_ALU_OUT[47])
                                                      0.571     6.794 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     6.794    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X11Y25       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     6.916 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     6.954    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/PCIN[47]
    DSP48E2_X11Y26       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[30])
                                                      0.546     7.500 f  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU_INST/ALU_OUT[30]
                         net (fo=1, routed)           0.000     7.500    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_ALU.ALU_OUT<30>
    DSP48E2_X11Y26       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[30]_P[30])
                                                      0.109     7.609 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/DSP/DSP_OUTPUT_INST/P[30]
                         net (fo=32, routed)          0.812     8.421    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT[0]
    SLICE_X66Y61         LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     8.569 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9/O
                         net (fo=3, routed)           0.097     8.666    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_9_n_0
    SLICE_X66Y61         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.035     8.701 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.exp_op[7]_i_7/O
                         net (fo=3, routed)           0.385     9.086    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/state_int_up[1]
    SLICE_X62Y64         LUT3 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     9.238 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/EXP/EXP_ADD.C_CHAIN/RESULT_REG.NORMAL.mant_op[21]_i_1/O
                         net (fo=22, routed)          0.559     9.797    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/ce_r_reg
    SLICE_X53Y64         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.256    14.472    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X53Y64         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]/C
                         clock pessimism             -0.428    14.044    
                         clock uncertainty           -0.068    13.976    
    SLICE_X53Y64         FDRE (Setup_CFF_SLICEM_C_R)
                                                     -0.074    13.902    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fmulibs_U248/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[3]
  -------------------------------------------------------------------
                         required time                         13.902    
                         arrival time                          -9.797    
  -------------------------------------------------------------------
                         slack                                  4.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/frame5_a_read_reg_193_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/frame5_a_read_reg_193_pp0_iter16_reg_reg[23]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.059ns (26.577%)  route 0.163ns (73.424%))
  Logic Levels:           0  
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.266ns
    Source Clock Delay      (SCD):    4.466ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      2.251ns (routing 1.178ns, distribution 1.073ns)
  Clock Net Delay (Destination): 2.615ns (routing 1.293ns, distribution 1.322ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.251     4.466    zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/ap_clk
    SLICE_X53Y62         FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/frame5_a_read_reg_193_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y62         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.059     4.525 r  zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/frame5_a_read_reg_193_reg[23]/Q
                         net (fo=1, routed)           0.163     4.688    zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/frame5_a_read_reg_193[23]
    SLICE_X58Y60         SRL16E                                       r  zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/frame5_a_read_reg_193_pp0_iter16_reg_reg[23]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.615     4.266    zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/ap_clk
    SLICE_X58Y60         SRL16E                                       r  zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/frame5_a_read_reg_193_pp0_iter16_reg_reg[23]_srl15/CLK
                         clock pessimism              0.380     4.646    
    SLICE_X58Y60         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     4.678    zcu102_i/optical_flow_1/inst/gradient_z_calc_U0/frame5_a_read_reg_193_pp0_iter16_reg_reg[23]_srl15
  -------------------------------------------------------------------
                         required time                         -4.678    
                         arrival time                           4.688    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/dout_r_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.139ns  (logic 0.058ns (41.727%)  route 0.081ns (58.273%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.236ns
    Source Clock Delay      (SCD):    4.499ns
    Clock Pessimism Removal (CPR):    -0.330ns
  Clock Net Delay (Source):      2.284ns (routing 1.178ns, distribution 1.106ns)
  Clock Net Delay (Destination): 2.585ns (routing 1.293ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.284     4.499    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X57Y100        FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.557 r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[22]/Q
                         net (fo=3, routed)           0.081     4.638    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/r_tdata[22]
    SLICE_X57Y102        FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/dout_r_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.585     4.236    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/ap_clk
    SLICE_X57Y102        FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/dout_r_reg[22]/C
                         clock pessimism              0.330     4.566    
    SLICE_X57Y102        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.628    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_fmulibs_U147/dout_r_reg[22]
  -------------------------------------------------------------------
                         required time                         -4.628    
                         arrival time                           4.638    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/tmp_39_1_4_reg_1046_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/optical_flow_faddhbi_U219/din0_buf1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.366%)  route 0.106ns (64.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.342ns
    Source Clock Delay      (SCD):    4.618ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Net Delay (Source):      2.403ns (routing 1.178ns, distribution 1.225ns)
  Clock Net Delay (Destination): 2.691ns (routing 1.293ns, distribution 1.398ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.403     4.618    zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/ap_clk
    SLICE_X79Y66         FDRE                                         r  zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/tmp_39_1_4_reg_1046_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y66         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.676 r  zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/tmp_39_1_4_reg_1046_reg[5]/Q
                         net (fo=1, routed)           0.106     4.782    zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/optical_flow_faddhbi_U219/Q[5]
    SLICE_X78Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/optical_flow_faddhbi_U219/din0_buf1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.691     4.342    zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/optical_flow_faddhbi_U219/ap_clk
    SLICE_X78Y65         FDRE                                         r  zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/optical_flow_faddhbi_U219/din0_buf1_reg[5]/C
                         clock pessimism              0.368     4.710    
    SLICE_X78Y65         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     4.772    zcu102_i/optical_flow_1/inst/tensor_weight_x_U0/optical_flow_faddhbi_U219/din0_buf1_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.772    
                         arrival time                           4.782    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/dout_r_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.058ns (26.126%)  route 0.164ns (73.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    4.537ns
    Clock Pessimism Removal (CPR):    -0.374ns
  Clock Net Delay (Source):      2.322ns (routing 1.178ns, distribution 1.144ns)
  Clock Net Delay (Destination): 2.661ns (routing 1.293ns, distribution 1.368ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.322     4.537    zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X75Y97         FDRE                                         r  zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y97         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.595 r  zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[18]/Q
                         net (fo=2, routed)           0.164     4.759    zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/r_tdata[18]
    SLICE_X79Y95         FDRE                                         r  zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/dout_r_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.661     4.312    zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/ap_clk
    SLICE_X79Y95         FDRE                                         r  zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/dout_r_reg[18]/C
                         clock pessimism              0.374     4.686    
    SLICE_X79Y95         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.748    zcu102_i/optical_flow_1/inst/tensor_weight_y_U0/optical_flow_fmulibs_U191/dout_r_reg[18]
  -------------------------------------------------------------------
                         required time                         -4.748    
                         arrival time                           4.759    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/gen_read.ar_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/gen_read.ar_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.081ns (48.503%)  route 0.086ns (51.497%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.193ns
    Source Clock Delay      (SCD):    4.477ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Net Delay (Source):      2.262ns (routing 1.178ns, distribution 1.084ns)
  Clock Net Delay (Destination): 2.542ns (routing 1.293ns, distribution 1.249ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.262     4.477    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/aclk
    SLICE_X55Y12         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/gen_read.ar_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y12         FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     4.535 r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/gen_read.ar_cnt_reg[1]/Q
                         net (fo=8, routed)           0.064     4.599    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/register_slice_inst/ar.ar_pipe/Q[1]
    SLICE_X54Y12         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     4.622 r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/register_slice_inst/ar.ar_pipe/gen_read.ar_cnt[2]_i_1/O
                         net (fo=1, routed)           0.022     4.644    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/register_slice_inst_n_10
    SLICE_X54Y12         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/gen_read.ar_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.542     4.193    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/aclk
    SLICE_X54Y12         FDRE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/gen_read.ar_cnt_reg[2]/C
                         clock pessimism              0.380     4.573    
    SLICE_X54Y12         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.633    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s00_mmu/inst/gen_read.ar_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.633    
                         arrival time                           4.644    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/dout_r_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.172ns
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.237ns (routing 1.178ns, distribution 1.059ns)
  Clock Net Delay (Destination): 2.521ns (routing 1.293ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.237     4.452    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/aclk
    SLICE_X52Y78         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y78         FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.510 r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/a0_optical_flow_ap_fdiv_7_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/OP/RESULT_REG.NORMAL.mant_op_reg[19]/Q
                         net (fo=2, routed)           0.118     4.628    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/r_tdata[19]
    SLICE_X51Y76         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/dout_r_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.521     4.172    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/ap_clk
    SLICE_X51Y76         FDRE                                         r  zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/dout_r_reg[19]/C
                         clock pessimism              0.383     4.555    
    SLICE_X51Y76         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     4.617    zcu102_i/optical_flow_1/inst/flow_calc_U0/optical_flow_fdivbkb_U250/dout_r_reg[19]
  -------------------------------------------------------------------
                         required time                         -4.617    
                         arrival time                           4.628    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[48]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[48]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.058ns (32.955%)  route 0.118ns (67.046%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.161ns
    Source Clock Delay      (SCD):    4.441ns
    Clock Pessimism Removal (CPR):    -0.383ns
  Clock Net Delay (Source):      2.226ns (routing 1.178ns, distribution 1.048ns)
  Clock Net Delay (Destination): 2.510ns (routing 1.293ns, distribution 1.217ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.226     4.441    zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X45Y105        FDRE                                         r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y105        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.499 r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_reg[48]/Q
                         net (fo=2, routed)           0.118     4.617    zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/D[48]
    SLICE_X46Y106        FDRE                                         r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[48]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.510     4.161    zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/m_axi_s2mm_aclk
    SLICE_X46Y106        FDRE                                         r  zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[48]/C
                         clock pessimism              0.383     4.544    
    SLICE_X46Y106        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     4.606    zcu102_i/dm_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_skid_reg_reg[48]
  -------------------------------------------------------------------
                         required time                         -4.606    
                         arrival time                           4.617    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/dout_r_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    4.496ns
    Clock Pessimism Removal (CPR):    -0.382ns
  Clock Net Delay (Source):      2.281ns (routing 1.178ns, distribution 1.103ns)
  Clock Net Delay (Destination): 2.563ns (routing 1.293ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.281     4.496    zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/aclk
    SLICE_X57Y176        FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y176        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.554 r  zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/a0_optical_flow_ap_fmul_1_max_dsp_32_u/U0/i_synth/MULT.OP/OP/RESULT_REG.NORMAL.mant_op_reg[4]/Q
                         net (fo=2, routed)           0.115     4.669    zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/r_tdata[4]
    SLICE_X58Y177        FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/dout_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.563     4.214    zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/ap_clk
    SLICE_X58Y177        FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/dout_r_reg[4]/C
                         clock pessimism              0.382     4.596    
    SLICE_X58Y177        FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     4.658    zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/optical_flow_fmulibs_U79/dout_r_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.658    
                         arrival time                           4.669    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/tmp_147_5_reg_1047_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/din1_buf1_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.061ns (34.659%)  route 0.115ns (65.341%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.229ns
    Source Clock Delay      (SCD):    4.503ns
    Clock Pessimism Removal (CPR):    -0.377ns
  Clock Net Delay (Source):      2.288ns (routing 1.178ns, distribution 1.110ns)
  Clock Net Delay (Destination): 2.578ns (routing 1.293ns, distribution 1.285ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.288     4.503    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/ap_clk
    SLICE_X60Y91         FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/tmp_147_5_reg_1047_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y91         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.564 r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/tmp_147_5_reg_1047_reg[17]/Q
                         net (fo=1, routed)           0.115     4.679    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/tmp_147_5_reg_1047_reg[31][17]
    SLICE_X60Y88         FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/din1_buf1_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.578     4.229    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/ap_clk
    SLICE_X60Y88         FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/din1_buf1_reg[17]/C
                         clock pessimism              0.377     4.606    
    SLICE_X60Y88         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.668    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/din1_buf1_reg[17]
  -------------------------------------------------------------------
                         required time                         -4.668    
                         arrival time                           4.679    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/acc_z_4_reg_1032_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/din0_buf1_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             clk_out2_zcu102_clk_wiz_0_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.060ns (48.387%)  route 0.064ns (51.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.220ns
    Source Clock Delay      (SCD):    4.498ns
    Clock Pessimism Removal (CPR):    -0.329ns
  Clock Net Delay (Source):      2.283ns (routing 1.178ns, distribution 1.105ns)
  Clock Net Delay (Destination): 2.569ns (routing 1.293ns, distribution 1.276ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342     1.342    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.972 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219     2.191    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     2.215 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.283     4.498    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/ap_clk
    SLICE_X59Y92         FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/acc_z_4_reg_1032_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     4.558 r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/acc_z_4_reg_1032_reg[30]/Q
                         net (fo=1, routed)           0.064     4.622    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/Q[30]
    SLICE_X59Y91         FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/din0_buf1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.569     4.220    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/ap_clk
    SLICE_X59Y91         FDRE                                         r  zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/din0_buf1_reg[30]/C
                         clock pessimism              0.329     4.549    
    SLICE_X59Y91         FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     4.611    zcu102_i/optical_flow_1/inst/gradient_weight_x_U0/optical_flow_faddhbi_U123/din0_buf1_reg[30]
  -------------------------------------------------------------------
                         required time                         -4.611    
                         arrival time                           4.622    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_zcu102_clk_wiz_0_0
Waveform(ns):       { 0.000 5.001 }
Period(ns):         10.001
Sources:            { zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.003         10.001      6.998      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/SAXIGP2RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Min Period        n/a     PS8/SAXIGP2WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Min Period        n/a     PS8/SAXIGP3RCLK     n/a            3.003         10.001      6.998      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Min Period        n/a     PS8/SAXIGP3WCLK     n/a            3.003         10.001      6.998      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X7Y32   zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/buf_val_3_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X9Y34   zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/buf_val_3_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X7Y33   zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/buf_val_3_z_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X9Y32   zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/buf_val_4_x_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         10.001      8.432      RAMB36_X10Y33  zcu102_i/optical_flow_1/inst/gradient_weight_y_U0/buf_val_4_y_U/a0_gradient_weight_yjbC_ram_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
Low Pulse Width   Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
Low Pulse Width   Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
Low Pulse Width   Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/SAXIGP2RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Slow    PS8/SAXIGP2WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.502         5.000       3.498      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/SAXIGP3RCLK     n/a            1.502         5.000       3.498      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK
High Pulse Width  Slow    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Fast    PS8/SAXIGP3WCLK     n/a            1.502         5.000       3.498      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3WCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/SAXIGP2RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2RCLK
High Pulse Width  Fast    PS8/SAXIGP2WCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP2WCLK
High Pulse Width  Fast    PS8/SAXIGP3RCLK     n/a            1.502         5.001       3.499      PS8_X0Y0       zcu102_i/ps_e/inst/PS8_i/SAXIGP3RCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_zcu102_clk_wiz_0_0
  To Clock:  clk_out2_zcu102_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.110ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.911ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.904ns  (logic 0.132ns (6.933%)  route 1.772ns (93.067%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 14.478 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.262ns (routing 1.178ns, distribution 1.084ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.776     6.053    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X47Y6          FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.262    14.478    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X47Y6          FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.380    14.098    
                         clock uncertainty           -0.068    14.030    
    SLICE_X47Y6          FDPE (Recov_DFF2_SLICEL_C_PRE)
                                                     -0.066    13.964    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.964    
                         arrival time                          -6.053    
  -------------------------------------------------------------------
                         slack                                  7.911    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.132ns (6.936%)  route 1.771ns (93.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 14.480 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.264ns (routing 1.178ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.775     6.052    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X47Y6          FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.264    14.480    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X47Y6          FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.380    14.100    
                         clock uncertainty           -0.068    14.032    
    SLICE_X47Y6          FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    13.966    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.132ns (6.936%)  route 1.771ns (93.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 14.480 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.264ns (routing 1.178ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.775     6.052    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X47Y6          FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.264    14.480    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X47Y6          FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.380    14.100    
                         clock uncertainty           -0.068    14.032    
    SLICE_X47Y6          FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    13.966    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.132ns (6.936%)  route 1.771ns (93.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 14.480 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.264ns (routing 1.178ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.775     6.052    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X47Y6          FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.264    14.480    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X47Y6          FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.380    14.100    
                         clock uncertainty           -0.068    14.032    
    SLICE_X47Y6          FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    13.966    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.132ns (6.936%)  route 1.771ns (93.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 14.480 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.264ns (routing 1.178ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.775     6.052    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X47Y6          FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.264    14.480    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X47Y6          FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.380    14.100    
                         clock uncertainty           -0.068    14.032    
    SLICE_X47Y6          FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    13.966    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             7.914ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.903ns  (logic 0.132ns (6.936%)  route 1.771ns (93.064%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.479ns = ( 14.480 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.264ns (routing 1.178ns, distribution 1.086ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.775     6.052    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X47Y6          FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.264    14.480    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X47Y6          FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.380    14.100    
                         clock uncertainty           -0.068    14.032    
    SLICE_X47Y6          FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    13.966    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.966    
                         arrival time                          -6.052    
  -------------------------------------------------------------------
                         slack                                  7.914    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.132ns (7.325%)  route 1.670ns (92.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.467 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.251ns (routing 1.178ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.674     5.951    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y6          FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.251    14.467    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X45Y6          FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.380    14.087    
                         clock uncertainty           -0.068    14.019    
    SLICE_X45Y6          FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    13.953    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.132ns (7.325%)  route 1.670ns (92.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.467 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.251ns (routing 1.178ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.674     5.951    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y6          FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.251    14.467    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X45Y6          FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.380    14.087    
                         clock uncertainty           -0.068    14.019    
    SLICE_X45Y6          FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    13.953    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.132ns (7.325%)  route 1.670ns (92.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.467 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.251ns (routing 1.178ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.674     5.951    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y6          FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.251    14.467    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X45Y6          FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.380    14.087    
                         clock uncertainty           -0.068    14.019    
    SLICE_X45Y6          FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    13.953    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  8.002    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.001ns  (clk_out2_zcu102_clk_wiz_0_0 rise@10.001ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.802ns  (logic 0.132ns (7.325%)  route 1.670ns (92.675%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.467 - 10.001 ) 
    Source Clock Delay      (SCD):    4.149ns
    Clock Pessimism Removal (CPR):    -0.380ns
  Clock Uncertainty:      0.068ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.116ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.498ns (routing 1.293ns, distribution 1.205ns)
  Clock Net Delay (Destination): 2.251ns (routing 1.178ns, distribution 1.073ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.500     1.500    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.373 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.250     1.623    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.651 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.498     4.149    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X49Y30         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y30         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.229 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=7, routed)           0.996     5.225    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X50Y5          LUT3 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.052     5.277 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.674     5.951    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]
    SLICE_X45Y6          FDCE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                     10.001    10.001 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000    10.001 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           1.342    11.343    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630    11.973 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.219    12.192    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    12.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       2.251    14.467    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X45Y6          FDCE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.380    14.087    
                         clock uncertainty           -0.068    14.019    
    SLICE_X45Y6          FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    13.953    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -5.951    
  -------------------------------------------------------------------
                         slack                                  8.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Net Delay (Source):      1.394ns (routing 0.703ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.781ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.394     2.610    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y6          FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.650 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.094     2.744    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X48Y6          FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.565     2.377    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X48Y6          FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.277     2.654    
    SLICE_X48Y6          FDPE (Remov_AFF_SLICEL_C_PRE)
                                                     -0.020     2.634    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.040ns (29.851%)  route 0.094ns (70.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    2.610ns
    Clock Pessimism Removal (CPR):    -0.277ns
  Clock Net Delay (Source):      1.394ns (routing 0.703ns, distribution 0.691ns)
  Clock Net Delay (Destination): 1.565ns (routing 0.781ns, distribution 0.784ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.394     2.610    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X51Y6          FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y6          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.650 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.094     2.744    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X48Y6          FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.565     2.377    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X48Y6          FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.277     2.654    
    SLICE_X48Y6          FDPE (Remov_AFF2_SLICEL_C_PRE)
                                                     -0.020     2.634    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.634    
                         arrival time                           2.744    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.368ns (routing 0.703ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.781ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.368     2.584    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y33         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.624 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     2.693    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X39Y33         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.547     2.359    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X39Y33         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.242     2.601    
    SLICE_X39Y33         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.581    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.584ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Net Delay (Source):      1.368ns (routing 0.703ns, distribution 0.665ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.781ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.368     2.584    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X39Y33         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y33         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.624 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     2.693    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X39Y33         FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.547     2.359    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X39Y33         FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.242     2.601    
    SLICE_X39Y33         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.581    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.581    
                         arrival time                           2.693    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      1.371ns (routing 0.703ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.781ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.371     2.587    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y9          FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.627 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     2.696    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X39Y9          FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.549     2.361    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X39Y9          FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.241     2.602    
    SLICE_X39Y9          FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.582    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.361ns
    Source Clock Delay      (SCD):    2.587ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Net Delay (Source):      1.371ns (routing 0.703ns, distribution 0.668ns)
  Clock Net Delay (Destination): 1.549ns (routing 0.781ns, distribution 0.768ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.371     2.587    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y9          FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.627 f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     2.696    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/out
    SLICE_X39Y9          FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.549     2.361    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X39Y9          FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.241     2.602    
    SLICE_X39Y9          FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.582    zcu102_i/axi_ic_ps_e_S_AXI_HP0_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.582    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.377ns (routing 0.703ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.781ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.377     2.593    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y182        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y182        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.633 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     2.702    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X39Y182        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.547     2.359    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X39Y182        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.249     2.608    
    SLICE_X39Y182        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.588    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.040ns (36.697%)  route 0.069ns (63.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    2.593ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Net Delay (Source):      1.377ns (routing 0.703ns, distribution 0.674ns)
  Clock Net Delay (Destination): 1.547ns (routing 0.781ns, distribution 0.766ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.377     2.593    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X39Y182        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y182        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.633 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.069     2.702    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grstd1.grst_full.grst_f.rst_d2_reg
    SLICE_X39Y182        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.547     2.359    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/s_aclk
    SLICE_X39Y182        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.249     2.608    
    SLICE_X39Y182        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.588    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/s01_couplers/auto_us_df/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_pktfifo_r_upsizer.pktfifo_read_data_inst/dw_fifogen_ar/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.588    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.040ns (35.714%)  route 0.072ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.313ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Net Delay (Source):      1.335ns (routing 0.703ns, distribution 0.632ns)
  Clock Net Delay (Destination): 1.501ns (routing 0.781ns, distribution 0.720ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.335     2.551    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X36Y141        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y141        FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.591 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=8, routed)           0.072     2.663    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y141        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.501     2.313    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X36Y141        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.253     2.566    
    SLICE_X36Y141        FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     2.546    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         -2.546    
                         arrival time                           2.663    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Destination:            zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_out2_zcu102_clk_wiz_0_0  {rise@0.000ns fall@5.001ns period=10.001ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns - clk_out2_zcu102_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.039ns (28.467%)  route 0.098ns (71.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.307ns
    Source Clock Delay      (SCD):    2.562ns
    Clock Pessimism Removal (CPR):    -0.287ns
  Clock Net Delay (Source):      1.346ns (routing 0.703ns, distribution 0.643ns)
  Clock Net Delay (Destination): 1.495ns (routing 0.781ns, distribution 0.714ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.821     0.821    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     1.051 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.148     1.199    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.216 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.346     2.562    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X37Y144        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y144        FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.601 f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=5, routed)           0.098     2.699    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/rst_wr_reg2
    SLICE_X36Y144        FDPE                                         f  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_zcu102_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFG_PS_X0Y48        BUFG_PS                      0.000     0.000 r  zcu102_i/ps_e/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=1, routed)           0.919     0.919    zcu102_i/clk_wiz_0/inst/clk_in1
    MMCM_X0Y3            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.624 r  zcu102_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.169     0.793    zcu102_i/clk_wiz_0/inst/clk_out2_zcu102_clk_wiz_0_0
    BUFGCE_X0Y74         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.812 r  zcu102_i/clk_wiz_0/inst/clkout2_buf/O
    X1Y2 (CLOCK_ROOT)    net (fo=67775, routed)       1.495     2.307    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/s_aclk
    SLICE_X36Y144        FDPE                                         r  zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.287     2.594    
    SLICE_X36Y144        FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.020     2.574    zcu102_i/axi_ic_ps_e_S_AXI_HP1_FPD/m00_couplers/m00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.gawvld_pkt_fifo.wach_pkt_reg_slice/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -2.574    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.125    





