<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Clock to Output Times</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Data Port</TH>
<TH>Clock Port</TH>
<TH>Rise</TH>
<TH>Fall</TH>
<TH>Clock Edge</TH>
<TH>Clock Reference</TH>
</TR>
</thead><tbody><TR  bgcolor="#FFFFFF">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >9.544</TD>
<TD >9.544</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >9.093</TD>
<TD >9.093</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >9.428</TD>
<TD >9.428</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >9.274</TD>
<TD >9.274</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >9.407</TD>
<TD >9.407</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >9.205</TD>
<TD >9.205</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >9.544</TD>
<TD >9.544</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >9.279</TD>
<TD >9.279</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >9.478</TD>
<TD >9.478</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[8]</TD>
<TD >sclk</TD>
<TD >9.224</TD>
<TD >9.224</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[9]</TD>
<TD >sclk</TD>
<TD >9.474</TD>
<TD >9.474</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[10]</TD>
<TD >sclk</TD>
<TD >9.284</TD>
<TD >9.284</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[11]</TD>
<TD >sclk</TD>
<TD >9.272</TD>
<TD >9.272</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[12]</TD>
<TD >sclk</TD>
<TD >9.102</TD>
<TD >9.102</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[13]</TD>
<TD >sclk</TD>
<TD >9.490</TD>
<TD >9.490</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[14]</TD>
<TD >sclk</TD>
<TD >9.446</TD>
<TD >9.446</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[15]</TD>
<TD >sclk</TD>
<TD >9.454</TD>
<TD >9.454</TD>
<TD >Rise</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >6.853</TD>
<TD >6.853</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >6.853</TD>
<TD >6.853</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[9]</TD>
<TD >sclk</TD>
<TD >6.236</TD>
<TD >6.236</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[10]</TD>
<TD >sclk</TD>
<TD >6.006</TD>
<TD >6.006</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[11]</TD>
<TD >sclk</TD>
<TD >6.329</TD>
<TD >6.329</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[12]</TD>
<TD >sclk</TD>
<TD >6.260</TD>
<TD >6.260</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[13]</TD>
<TD >sclk</TD>
<TD >6.232</TD>
<TD >6.232</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[14]</TD>
<TD >sclk</TD>
<TD >6.385</TD>
<TD >6.385</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[15]</TD>
<TD >sclk</TD>
<TD >6.469</TD>
<TD >6.469</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >6.563</TD>
<TD >6.563</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >6.150</TD>
<TD >6.150</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >6.190</TD>
<TD >6.190</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >6.365</TD>
<TD >6.365</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >6.223</TD>
<TD >6.223</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >6.315</TD>
<TD >6.315</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >6.471</TD>
<TD >6.471</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >6.277</TD>
<TD >6.277</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_AS_IO</TD>
<TD >sclk</TD>
<TD >6.142</TD>
<TD >6.142</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DS_IO</TD>
<TD >sclk</TD>
<TD >6.343</TD>
<TD >6.343</TD>
<TD >Fall</TD>
<TD >sclk</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >9.885</TD>
<TD >9.885</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >9.885</TD>
<TD >9.885</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >9.580</TD>
<TD >9.580</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >10.952</TD>
<TD >10.952</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[0]</TD>
<TD >sclk</TD>
<TD >10.026</TD>
<TD >10.026</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >10.952</TD>
<TD >10.952</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >10.395</TD>
<TD >10.395</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >10.551</TD>
<TD >10.551</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[5]</TD>
<TD >sclk</TD>
<TD >10.144</TD>
<TD >10.144</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[6]</TD>
<TD >sclk</TD>
<TD >10.031</TD>
<TD >10.031</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[7]</TD>
<TD >sclk</TD>
<TD >10.154</TD>
<TD >10.154</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >10.160</TD>
<TD >10.160</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >DATA_OE_</TD>
<TD >sclk</TD>
<TD >8.420</TD>
<TD >8.420</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >INT</TD>
<TD >sclk</TD>
<TD >7.439</TD>
<TD >7.439</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >R_W_IO</TD>
<TD >sclk</TD>
<TD >9.591</TD>
<TD >9.591</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_IOR</TD>
<TD >sclk</TD>
<TD >7.812</TD>
<TD >7.812</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_IOW</TD>
<TD >sclk</TD>
<TD >7.781</TD>
<TD >7.781</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_LED_RD</TD>
<TD >sclk</TD>
<TD >8.097</TD>
<TD >8.097</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_LED_WR</TD>
<TD >sclk</TD>
<TD >7.999</TD>
<TD >7.999</TD>
<TD >Fall</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[0]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >BR</TD>
<TD >sclk</TD>
<TD >12.238</TD>
<TD >12.238</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >16.504</TD>
<TD >16.504</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[0]</TD>
<TD >sclk</TD>
<TD >15.776</TD>
<TD >15.776</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >16.504</TD>
<TD >16.504</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >16.430</TD>
<TD >16.430</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[3]</TD>
<TD >sclk</TD>
<TD >15.440</TD>
<TD >15.440</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >16.160</TD>
<TD >16.160</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[5]</TD>
<TD >sclk</TD>
<TD >15.884</TD>
<TD >15.884</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[6]</TD>
<TD >sclk</TD>
<TD >15.766</TD>
<TD >15.766</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[7]</TD>
<TD >sclk</TD>
<TD >15.889</TD>
<TD >15.889</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >15.716</TD>
<TD >15.716</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[9]</TD>
<TD >sclk</TD>
<TD >15.172</TD>
<TD >15.172</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[10]</TD>
<TD >sclk</TD>
<TD >14.991</TD>
<TD >14.991</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[11]</TD>
<TD >sclk</TD>
<TD >15.256</TD>
<TD >15.256</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[12]</TD>
<TD >sclk</TD>
<TD >15.144</TD>
<TD >15.144</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[13]</TD>
<TD >sclk</TD>
<TD >15.213</TD>
<TD >15.213</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[14]</TD>
<TD >sclk</TD>
<TD >14.993</TD>
<TD >14.993</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[15]</TD>
<TD >sclk</TD>
<TD >15.457</TD>
<TD >15.457</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[16]</TD>
<TD >sclk</TD>
<TD >15.195</TD>
<TD >15.195</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[17]</TD>
<TD >sclk</TD>
<TD >15.203</TD>
<TD >15.203</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[18]</TD>
<TD >sclk</TD>
<TD >15.577</TD>
<TD >15.577</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[19]</TD>
<TD >sclk</TD>
<TD >15.333</TD>
<TD >15.333</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[20]</TD>
<TD >sclk</TD>
<TD >15.426</TD>
<TD >15.426</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[21]</TD>
<TD >sclk</TD>
<TD >15.135</TD>
<TD >15.135</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[22]</TD>
<TD >sclk</TD>
<TD >15.049</TD>
<TD >15.049</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[23]</TD>
<TD >sclk</TD>
<TD >15.065</TD>
<TD >15.065</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >15.558</TD>
<TD >15.558</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >15.243</TD>
<TD >15.243</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >15.168</TD>
<TD >15.168</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >15.171</TD>
<TD >15.171</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >15.188</TD>
<TD >15.188</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >15.053</TD>
<TD >15.053</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >15.161</TD>
<TD >15.161</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >15.251</TD>
<TD >15.251</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_OE_</TD>
<TD >sclk</TD>
<TD >13.676</TD>
<TD >13.676</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >OWN</TD>
<TD >sclk</TD>
<TD >12.505</TD>
<TD >12.505</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >PDATA_OE_</TD>
<TD >sclk</TD>
<TD >12.923</TD>
<TD >12.923</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >16.026</TD>
<TD >16.026</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >15.725</TD>
<TD >15.725</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >15.910</TD>
<TD >15.910</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >16.016</TD>
<TD >16.016</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >15.864</TD>
<TD >15.864</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >15.860</TD>
<TD >15.860</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >15.891</TD>
<TD >15.891</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >15.658</TD>
<TD >15.658</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >15.767</TD>
<TD >15.767</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[8]</TD>
<TD >sclk</TD>
<TD >15.856</TD>
<TD >15.856</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[9]</TD>
<TD >sclk</TD>
<TD >15.956</TD>
<TD >15.956</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[10]</TD>
<TD >sclk</TD>
<TD >16.026</TD>
<TD >16.026</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[11]</TD>
<TD >sclk</TD>
<TD >15.729</TD>
<TD >15.729</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[12]</TD>
<TD >sclk</TD>
<TD >15.757</TD>
<TD >15.757</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[13]</TD>
<TD >sclk</TD>
<TD >15.837</TD>
<TD >15.837</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[14]</TD>
<TD >sclk</TD>
<TD >15.825</TD>
<TD >15.825</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[15]</TD>
<TD >sclk</TD>
<TD >15.743</TD>
<TD >15.743</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_BGACK_IO</TD>
<TD >sclk</TD>
<TD >14.498</TD>
<TD >14.498</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_CSS</TD>
<TD >sclk</TD>
<TD >12.342</TD>
<TD >12.342</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DACK</TD>
<TD >sclk</TD>
<TD >12.338</TD>
<TD >12.338</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_DMAEN</TD>
<TD >sclk</TD>
<TD >12.481</TD>
<TD >12.481</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_IOR</TD>
<TD >sclk</TD>
<TD >12.517</TD>
<TD >12.517</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_IOW</TD>
<TD >sclk</TD>
<TD >12.474</TD>
<TD >12.474</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_LED_DMA</TD>
<TD >sclk</TD>
<TD >12.576</TD>
<TD >12.576</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_LED_RD</TD>
<TD >sclk</TD>
<TD >13.159</TD>
<TD >13.159</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_LED_WR</TD>
<TD >sclk</TD>
<TD >13.062</TD>
<TD >13.062</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >_SIZ1</TD>
<TD >sclk</TD>
<TD >12.958</TD>
<TD >12.958</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[1]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >DATA_IO[*]</TD>
<TD >sclk</TD>
<TD >20.776</TD>
<TD >20.776</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[0]</TD>
<TD >sclk</TD>
<TD >19.540</TD>
<TD >19.540</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[1]</TD>
<TD >sclk</TD>
<TD >20.304</TD>
<TD >20.304</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[2]</TD>
<TD >sclk</TD>
<TD >19.779</TD>
<TD >19.779</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[3]</TD>
<TD >sclk</TD>
<TD >19.788</TD>
<TD >19.788</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[4]</TD>
<TD >sclk</TD>
<TD >20.079</TD>
<TD >20.079</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[5]</TD>
<TD >sclk</TD>
<TD >19.652</TD>
<TD >19.652</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[6]</TD>
<TD >sclk</TD>
<TD >19.531</TD>
<TD >19.531</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[7]</TD>
<TD >sclk</TD>
<TD >19.653</TD>
<TD >19.653</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[8]</TD>
<TD >sclk</TD>
<TD >20.776</TD>
<TD >20.776</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[9]</TD>
<TD >sclk</TD>
<TD >19.537</TD>
<TD >19.537</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[10]</TD>
<TD >sclk</TD>
<TD >20.048</TD>
<TD >20.048</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[11]</TD>
<TD >sclk</TD>
<TD >19.917</TD>
<TD >19.917</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[12]</TD>
<TD >sclk</TD>
<TD >19.927</TD>
<TD >19.927</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[13]</TD>
<TD >sclk</TD>
<TD >20.330</TD>
<TD >20.330</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[14]</TD>
<TD >sclk</TD>
<TD >19.811</TD>
<TD >19.811</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[15]</TD>
<TD >sclk</TD>
<TD >19.969</TD>
<TD >19.969</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[16]</TD>
<TD >sclk</TD>
<TD >20.031</TD>
<TD >20.031</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[17]</TD>
<TD >sclk</TD>
<TD >20.017</TD>
<TD >20.017</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[18]</TD>
<TD >sclk</TD>
<TD >20.114</TD>
<TD >20.114</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[19]</TD>
<TD >sclk</TD>
<TD >20.160</TD>
<TD >20.160</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[20]</TD>
<TD >sclk</TD>
<TD >20.264</TD>
<TD >20.264</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[21]</TD>
<TD >sclk</TD>
<TD >20.279</TD>
<TD >20.279</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[22]</TD>
<TD >sclk</TD>
<TD >20.201</TD>
<TD >20.201</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[23]</TD>
<TD >sclk</TD>
<TD >20.228</TD>
<TD >20.228</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[24]</TD>
<TD >sclk</TD>
<TD >20.191</TD>
<TD >20.191</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[25]</TD>
<TD >sclk</TD>
<TD >19.856</TD>
<TD >19.856</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[26]</TD>
<TD >sclk</TD>
<TD >19.824</TD>
<TD >19.824</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[27]</TD>
<TD >sclk</TD>
<TD >19.908</TD>
<TD >19.908</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[28]</TD>
<TD >sclk</TD>
<TD >19.953</TD>
<TD >19.953</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[29]</TD>
<TD >sclk</TD>
<TD >19.806</TD>
<TD >19.806</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;DATA_IO[30]</TD>
<TD >sclk</TD>
<TD >19.917</TD>
<TD >19.917</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;DATA_IO[31]</TD>
<TD >sclk</TD>
<TD >19.897</TD>
<TD >19.897</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >PD_PORT[*]</TD>
<TD >sclk</TD>
<TD >21.522</TD>
<TD >21.522</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[0]</TD>
<TD >sclk</TD>
<TD >20.977</TD>
<TD >20.977</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[1]</TD>
<TD >sclk</TD>
<TD >21.232</TD>
<TD >21.232</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[2]</TD>
<TD >sclk</TD>
<TD >21.257</TD>
<TD >21.257</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[3]</TD>
<TD >sclk</TD>
<TD >21.158</TD>
<TD >21.158</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[4]</TD>
<TD >sclk</TD>
<TD >21.172</TD>
<TD >21.172</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[5]</TD>
<TD >sclk</TD>
<TD >21.522</TD>
<TD >21.522</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[6]</TD>
<TD >sclk</TD>
<TD >21.124</TD>
<TD >21.124</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[7]</TD>
<TD >sclk</TD>
<TD >21.480</TD>
<TD >21.480</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[8]</TD>
<TD >sclk</TD>
<TD >21.108</TD>
<TD >21.108</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[9]</TD>
<TD >sclk</TD>
<TD >21.278</TD>
<TD >21.278</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[10]</TD>
<TD >sclk</TD>
<TD >21.267</TD>
<TD >21.267</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[11]</TD>
<TD >sclk</TD>
<TD >21.023</TD>
<TD >21.023</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[12]</TD>
<TD >sclk</TD>
<TD >21.069</TD>
<TD >21.069</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[13]</TD>
<TD >sclk</TD>
<TD >21.468</TD>
<TD >21.468</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;PD_PORT[14]</TD>
<TD >sclk</TD>
<TD >21.291</TD>
<TD >21.291</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;PD_PORT[15]</TD>
<TD >sclk</TD>
<TD >21.456</TD>
<TD >21.456</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >_DSACK_IO[*]</TD>
<TD >sclk</TD>
<TD >20.211</TD>
<TD >20.211</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#FFFFFF">
<TD >&nbsp;_DSACK_IO[0]</TD>
<TD >sclk</TD>
<TD >20.211</TD>
<TD >20.211</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody><tbody><TR  bgcolor="#EDEDED">
<TD >&nbsp;_DSACK_IO[1]</TD>
<TD >sclk</TD>
<TD >19.906</TD>
<TD >19.906</TD>
<TD >Rise</TD>
<TD >u_PLL|APLL_inst|altpll_component|pll|clk[2]</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
