// Seed: 1551863273
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri0 id_0
    , id_5,
    input  tri1 id_1,
    input  tri0 id_2,
    input  tri0 id_3
);
  logic id_6;
  wire [(  1  ) : -1] id_7;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7
  );
  parameter id_8 = 1;
endmodule
module module_2 (
    input wor id_0,
    input tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    input tri0 id_4,
    input supply0 id_5,
    input tri0 id_6,
    output supply1 id_7,
    input uwire id_8,
    input tri0 id_9
);
  logic [1 : -1] id_11;
  parameter id_12 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11
  );
endmodule
