

================================================================
== Vitis HLS Report for 'AXIvideo2MultiPixStream_Pipeline_loop_width'
================================================================
* Date:           Thu May  9 19:06:35 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.792 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |        2|     1922|  6.666 ns|  6.406 us|    2|  1922|       no|
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- loop_width  |        0|     1920|         2|          1|          1|  0 ~ 1920|       yes|
        +--------------+---------+---------+----------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.79>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%axi_data = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 6 'alloca' 'axi_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%axi_last = alloca i32 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 7 'alloca' 'axi_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colorFormat_val_read = muxlogic"   --->   Operation 8 'muxlogic' 'muxLogicCE_to_colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%colorFormat_val_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %colorFormat_val"   --->   Operation 9 'read' 'colorFormat_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%muxLogicCE_to_colorFormat_val_cast_read = muxlogic"   --->   Operation 10 'muxlogic' 'muxLogicCE_to_colorFormat_val_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%colorFormat_val_cast_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %colorFormat_val_cast"   --->   Operation 11 'read' 'colorFormat_val_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%muxLogicCE_to_cond_read = muxlogic"   --->   Operation 12 'muxlogic' 'muxLogicCE_to_cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cond_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cond"   --->   Operation 13 'read' 'cond_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%muxLogicCE_to_trunc_ln226_1_read = muxlogic"   --->   Operation 14 'muxlogic' 'muxLogicCE_to_trunc_ln226_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln226_1_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln226_1"   --->   Operation 15 'read' 'trunc_ln226_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%muxLogicCE_to_axi_data_2_read = muxlogic"   --->   Operation 16 'muxlogic' 'muxLogicCE_to_axi_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%axi_data_2_read = read i120 @_ssdm_op_Read.ap_auto.i120, i120 %axi_data_2"   --->   Operation 17 'read' 'axi_data_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%muxLogicCE_to_axi_last_2_read = muxlogic"   --->   Operation 18 'muxlogic' 'muxLogicCE_to_axi_last_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%axi_last_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axi_last_2"   --->   Operation 19 'read' 'axi_last_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sof_2_read = muxlogic"   --->   Operation 20 'muxlogic' 'muxLogicCE_to_sof_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%sof_2_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %sof_2"   --->   Operation 21 'read' 'sof_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%colorFormat_val_cast_cast = zext i3 %colorFormat_val_cast_read"   --->   Operation 22 'zext' 'colorFormat_val_cast_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V, void @empty_4"   --->   Operation 23 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_dest_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_id_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_last_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %s_axis_video_V_user_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %s_axis_video_V_strb_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %s_axis_video_V_keep_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %s_axis_video_V_data_V, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i120 %img, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i1 %axi_last_2_read"   --->   Operation 32 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i1 %axi_last"   --->   Operation 33 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.33ns)   --->   "%store_ln226 = store i1 %axi_last_2_read, i1 %axi_last" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 34 'store' 'store_ln226' <Predicate = true> <Delay = 0.33>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i120 %axi_data_2_read"   --->   Operation 35 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i120 %axi_data"   --->   Operation 36 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.49ns)   --->   "%store_ln226 = store i120 %axi_data_2_read, i120 %axi_data" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 37 'store' 'store_ln226' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln257 = muxlogic i11 0"   --->   Operation 38 'muxlogic' 'muxLogicData_to_store_ln257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln257 = muxlogic i11 %j"   --->   Operation 39 'muxlogic' 'muxLogicAddr_to_store_ln257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.49ns)   --->   "%store_ln257 = store i11 0, i11 %j" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 40 'store' 'store_ln257' <Predicate = true> <Delay = 0.49>
ST_1 : Operation 41 [1/1] (0.33ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 41 'br' 'br_ln0' <Predicate = true> <Delay = 0.33>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%eol = phi i1 0, void %newFuncRoot, i1 %axi_last_4, void %if.end_ifconv"   --->   Operation 42 'phi' 'eol' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sof = phi i1 %sof_2_read, void %newFuncRoot, i1 0, void %if.end_ifconv"   --->   Operation 43 'phi' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_j_1 = muxlogic i11 %j"   --->   Operation 44 'muxlogic' 'MuxLogicAddr_to_j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%j_1 = load i11 %j" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 45 'load' 'j_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.80ns)   --->   "%j_2 = add i11 %j_1, i11 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 46 'add' 'j_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 1920, i64 0"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.80ns)   --->   "%icmp_ln257 = icmp_eq  i11 %j_1, i11 %trunc_ln226_1_read" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 48 'icmp' 'icmp_ln257' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %icmp_ln257, void %for.body12.split, void %loop_wait_for_eol.loopexit.exitStub" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 49 'br' 'br_ln257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln260 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:260]   --->   Operation 50 'specpipeline' 'specpipeline_ln260' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln257 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 51 'specloopname' 'specloopname_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.30ns)   --->   "%or_ln261 = or i1 %sof, i1 %eol" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:261]   --->   Operation 52 'or' 'or_ln261' <Predicate = (!icmp_ln257)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 78 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln261 = br i1 %or_ln261, void %if.else, void %if.end_ifconv" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:261]   --->   Operation 53 'br' 'br_ln261' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%muxLogicCE_to_empty = muxlogic"   --->   Operation 54 'muxlogic' 'muxLogicCE_to_empty' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.00ns)   --->   "%empty = read i154 @_ssdm_op_Read.axis.volatile.i120P0A.i15P0A.i15P0A.i1P0A.i1P0A.i1P0A.i1P0A, i120 %s_axis_video_V_data_V, i15 %s_axis_video_V_keep_V, i15 %s_axis_video_V_strb_V, i1 %s_axis_video_V_user_V, i1 %s_axis_video_V_last_V, i1 %s_axis_video_V_id_V, i1 %s_axis_video_V_dest_V" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 55 'read' 'empty' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 127 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%axi_data_1 = extractvalue i154 %empty" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 56 'extractvalue' 'axi_data_1' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%axi_last_5 = extractvalue i154 %empty" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:268]   --->   Operation 57 'extractvalue' 'axi_last_5' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i1 %axi_last_5"   --->   Operation 58 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i1 %axi_last"   --->   Operation 59 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.33ns)   --->   "%store_ln226 = store i1 %axi_last_5, i1 %axi_last" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 60 'store' 'store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.33>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln226 = muxlogic i120 %axi_data_1"   --->   Operation 61 'muxlogic' 'muxLogicData_to_store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln226 = muxlogic i120 %axi_data"   --->   Operation 62 'muxlogic' 'muxLogicAddr_to_store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.49ns)   --->   "%store_ln226 = store i120 %axi_data_1, i120 %axi_data" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:226]   --->   Operation 63 'store' 'store_ln226' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.49>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end_ifconv"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!icmp_ln257 & !or_ln261)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln257 = muxlogic i11 %j_2"   --->   Operation 65 'muxlogic' 'muxLogicData_to_store_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln257 = muxlogic i11 %j"   --->   Operation 66 'muxlogic' 'muxLogicAddr_to_store_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.49ns)   --->   "%store_ln257 = store i11 %j_2, i11 %j" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 67 'store' 'store_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.49>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln257 = br void %for.body12" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:257]   --->   Operation 68 'br' 'br_ln257' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_axi_data_load = muxlogic i120 %axi_data"   --->   Operation 101 'muxlogic' 'MuxLogicAddr_to_axi_data_load' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%axi_data_load = load i120 %axi_data"   --->   Operation 102 'load' 'axi_data_load' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i1 %eol"   --->   Operation 103 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %eol_out, i1 %eol"   --->   Operation 104 'write' 'write_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln0 = muxlogic i120 %axi_data_load"   --->   Operation 105 'muxlogic' 'muxLogicData_to_write_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i120P0A, i120 %axi_data_3_out, i120 %axi_data_load"   --->   Operation 106 'write' 'write_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 107 'ret' 'ret_ln0' <Predicate = (icmp_ln257)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_axi_data_4 = muxlogic i120 %axi_data"   --->   Operation 69 'muxlogic' 'MuxLogicAddr_to_axi_data_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%axi_data_4 = load i120 %axi_data" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 70 'load' 'axi_data_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_axi_last_4 = muxlogic i1 %axi_last"   --->   Operation 71 'muxlogic' 'MuxLogicAddr_to_axi_last_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%axi_last_4 = load i1 %axi_last"   --->   Operation 72 'load' 'axi_last_4' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 20, i32 29" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 73 'partselect' 'tmp_8' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%trunc_ln63 = trunc i120 %axi_data_4" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 74 'trunc' 'trunc_ln63' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.45ns)   --->   "%select_ln290 = select i1 %cond_read, i10 %tmp_8, i10 %trunc_ln63" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 75 'select' 'select_ln290' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_s = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 10, i32 19" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 76 'partselect' 'tmp_s' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.45ns)   --->   "%select_ln290_1 = select i1 %cond_read, i10 %trunc_ln63, i10 %tmp_s" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 77 'select' 'select_ln290_1' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.45ns)   --->   "%select_ln290_2 = select i1 %cond_read, i10 %tmp_s, i10 %tmp_8" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 78 'select' 'select_ln290_2' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 50, i32 59" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 79 'partselect' 'tmp_16' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 30, i32 39" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 80 'partselect' 'tmp_17' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.40ns)   --->   "%tmp_1 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_16, i8 1, i10 %tmp_17, i10 %tmp_8, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 81 'sparsemux' 'tmp_1' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 40, i32 49" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 82 'partselect' 'tmp_18' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.53ns)   --->   "%icmp_ln290 = icmp_eq  i3 %colorFormat_val_read, i3 1" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 83 'icmp' 'icmp_ln290' <Predicate = (!icmp_ln257)> <Delay = 0.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.45ns)   --->   "%select_ln290_3 = select i1 %icmp_ln290, i10 %tmp_18, i10 %tmp_17" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 84 'select' 'select_ln290_3' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.45ns)   --->   "%select_ln290_4 = select i1 %icmp_ln290, i10 %tmp_16, i10 %tmp_18" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:290]   --->   Operation 85 'select' 'select_ln290_4' <Predicate = (!icmp_ln257)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 77 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 80, i32 89" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 86 'partselect' 'tmp_19' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 60, i32 69" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 87 'partselect' 'tmp_20' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.40ns)   --->   "%tmp_2 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_19, i8 1, i10 %tmp_20, i10 %tmp_18, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 88 'sparsemux' 'tmp_2' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 70, i32 79" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 89 'partselect' 'tmp_21' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.40ns)   --->   "%tmp_3 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_20, i8 1, i10 %tmp_21, i10 %tmp_16, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 90 'sparsemux' 'tmp_3' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.40ns)   --->   "%tmp_4 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_21, i8 1, i10 %tmp_19, i10 %tmp_20, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 91 'sparsemux' 'tmp_4' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 110, i32 119" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 92 'partselect' 'tmp_22' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 90, i32 99" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 93 'partselect' 'tmp_23' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.40ns)   --->   "%tmp_5 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_22, i8 1, i10 %tmp_23, i10 %tmp_20, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:287]   --->   Operation 94 'sparsemux' 'tmp_5' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i10 @_ssdm_op_PartSelect.i10.i120.i32.i32, i120 %axi_data_4, i32 100, i32 109" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 95 'partselect' 'tmp_24' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.40ns)   --->   "%tmp_6 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_23, i8 1, i10 %tmp_24, i10 %tmp_21, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 96 'sparsemux' 'tmp_6' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.40ns)   --->   "%tmp_7 = sparsemux i10 @_ssdm_op_SparseMux.ap_auto.2i10.i10.i8, i8 0, i10 %tmp_24, i8 1, i10 %tmp_22, i10 %tmp_19, i8 %colorFormat_val_cast_cast" [c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:63->c:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.gen/sources_1/bd/dpss_vck190_pt/ip/dpss_vck190_pt_v_frmbuf_wr_0_0/src/hls/hls_axi_io.h:85->C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:288]   --->   Operation 97 'sparsemux' 'tmp_7' <Predicate = (!icmp_ln257)> <Delay = 0.40> <CoreInst = "SparseMux">   --->   Core 153 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i120 @_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10, i10 %tmp_7, i10 %tmp_6, i10 %tmp_5, i10 %tmp_4, i10 %tmp_3, i10 %tmp_2, i10 %select_ln290_4, i10 %select_ln290_3, i10 %tmp_1, i10 %select_ln290_2, i10 %select_ln290_1, i10 %select_ln290" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:303]   --->   Operation 98 'bitconcatenate' 'p_0' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%muxLogicData_to_write_ln303 = muxlogic i120 %p_0"   --->   Operation 99 'muxlogic' 'muxLogicData_to_write_ln303' <Predicate = (!icmp_ln257)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.85ns)   --->   "%write_ln303 = write void @_ssdm_op_Write.ap_fifo.volatile.i120P0A, i120 %img, i120 %p_0" [C:/Vulcan/Protocol/Display/v_dp_rxss1_0_ex/v_dp_rxss1_0_ex.runs/dpss_vck190_pt_v_frmbuf_wr_0_0_synth_1/prj/sol/.autopilot/db/v_frmbuf_wr.cpp:303]   --->   Operation 100 'write' 'write_ln303' <Predicate = (!icmp_ln257)> <Delay = 0.85> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 120> <Depth = 2> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sof_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_last_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ axi_data_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln226_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cond]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colorFormat_val_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colorFormat_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ s_axis_video_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ s_axis_video_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ eol_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ axi_data_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                       (alloca             ) [ 010]
axi_data                                (alloca             ) [ 011]
axi_last                                (alloca             ) [ 011]
muxLogicCE_to_colorFormat_val_read      (muxlogic           ) [ 000]
colorFormat_val_read                    (read               ) [ 011]
muxLogicCE_to_colorFormat_val_cast_read (muxlogic           ) [ 000]
colorFormat_val_cast_read               (read               ) [ 000]
muxLogicCE_to_cond_read                 (muxlogic           ) [ 000]
cond_read                               (read               ) [ 011]
muxLogicCE_to_trunc_ln226_1_read        (muxlogic           ) [ 000]
trunc_ln226_1_read                      (read               ) [ 000]
muxLogicCE_to_axi_data_2_read           (muxlogic           ) [ 000]
axi_data_2_read                         (read               ) [ 000]
muxLogicCE_to_axi_last_2_read           (muxlogic           ) [ 000]
axi_last_2_read                         (read               ) [ 000]
muxLogicCE_to_sof_2_read                (muxlogic           ) [ 000]
sof_2_read                              (read               ) [ 000]
colorFormat_val_cast_cast               (zext               ) [ 011]
specaxissidechannel_ln0                 (specaxissidechannel) [ 000]
specinterface_ln0                       (specinterface      ) [ 000]
specinterface_ln0                       (specinterface      ) [ 000]
specinterface_ln0                       (specinterface      ) [ 000]
specinterface_ln0                       (specinterface      ) [ 000]
specinterface_ln0                       (specinterface      ) [ 000]
specinterface_ln0                       (specinterface      ) [ 000]
specinterface_ln0                       (specinterface      ) [ 000]
specinterface_ln0                       (specinterface      ) [ 000]
muxLogicData_to_store_ln226             (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln226             (muxlogic           ) [ 000]
store_ln226                             (store              ) [ 000]
muxLogicData_to_store_ln226             (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln226             (muxlogic           ) [ 000]
store_ln226                             (store              ) [ 000]
muxLogicData_to_store_ln257             (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln257             (muxlogic           ) [ 000]
store_ln257                             (store              ) [ 000]
br_ln0                                  (br                 ) [ 000]
eol                                     (phi                ) [ 010]
sof                                     (phi                ) [ 010]
MuxLogicAddr_to_j_1                     (muxlogic           ) [ 000]
j_1                                     (load               ) [ 000]
j_2                                     (add                ) [ 000]
speclooptripcount_ln0                   (speclooptripcount  ) [ 000]
icmp_ln257                              (icmp               ) [ 011]
br_ln257                                (br                 ) [ 000]
specpipeline_ln260                      (specpipeline       ) [ 000]
specloopname_ln257                      (specloopname       ) [ 000]
or_ln261                                (or                 ) [ 010]
br_ln261                                (br                 ) [ 000]
muxLogicCE_to_empty                     (muxlogic           ) [ 000]
empty                                   (read               ) [ 000]
axi_data_1                              (extractvalue       ) [ 000]
axi_last_5                              (extractvalue       ) [ 000]
muxLogicData_to_store_ln226             (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln226             (muxlogic           ) [ 000]
store_ln226                             (store              ) [ 000]
muxLogicData_to_store_ln226             (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln226             (muxlogic           ) [ 000]
store_ln226                             (store              ) [ 000]
br_ln0                                  (br                 ) [ 000]
muxLogicData_to_store_ln257             (muxlogic           ) [ 000]
muxLogicAddr_to_store_ln257             (muxlogic           ) [ 000]
store_ln257                             (store              ) [ 000]
br_ln257                                (br                 ) [ 010]
MuxLogicAddr_to_axi_data_4              (muxlogic           ) [ 000]
axi_data_4                              (load               ) [ 000]
MuxLogicAddr_to_axi_last_4              (muxlogic           ) [ 000]
axi_last_4                              (load               ) [ 010]
tmp_8                                   (partselect         ) [ 000]
trunc_ln63                              (trunc              ) [ 000]
select_ln290                            (select             ) [ 000]
tmp_s                                   (partselect         ) [ 000]
select_ln290_1                          (select             ) [ 000]
select_ln290_2                          (select             ) [ 000]
tmp_16                                  (partselect         ) [ 000]
tmp_17                                  (partselect         ) [ 000]
tmp_1                                   (sparsemux          ) [ 000]
tmp_18                                  (partselect         ) [ 000]
icmp_ln290                              (icmp               ) [ 000]
select_ln290_3                          (select             ) [ 000]
select_ln290_4                          (select             ) [ 000]
tmp_19                                  (partselect         ) [ 000]
tmp_20                                  (partselect         ) [ 000]
tmp_2                                   (sparsemux          ) [ 000]
tmp_21                                  (partselect         ) [ 000]
tmp_3                                   (sparsemux          ) [ 000]
tmp_4                                   (sparsemux          ) [ 000]
tmp_22                                  (partselect         ) [ 000]
tmp_23                                  (partselect         ) [ 000]
tmp_5                                   (sparsemux          ) [ 000]
tmp_24                                  (partselect         ) [ 000]
tmp_6                                   (sparsemux          ) [ 000]
tmp_7                                   (sparsemux          ) [ 000]
p_0                                     (bitconcatenate     ) [ 000]
muxLogicData_to_write_ln303             (muxlogic           ) [ 000]
write_ln303                             (write              ) [ 000]
MuxLogicAddr_to_axi_data_load           (muxlogic           ) [ 000]
axi_data_load                           (load               ) [ 000]
muxLogicData_to_write_ln0               (muxlogic           ) [ 000]
write_ln0                               (write              ) [ 000]
muxLogicData_to_write_ln0               (muxlogic           ) [ 000]
write_ln0                               (write              ) [ 000]
ret_ln0                                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sof_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sof_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="axi_last_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_last_2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="axi_data_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln226_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln226_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cond">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cond"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="colorFormat_val_cast">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val_cast"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="colorFormat_val">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat_val"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="img">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="s_axis_video_V_data_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="s_axis_video_V_keep_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="s_axis_video_V_strb_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="s_axis_video_V_user_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="s_axis_video_V_last_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="s_axis_video_V_id_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="s_axis_video_V_dest_V">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_axis_video_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="eol_out">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eol_out"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="axi_data_3_out">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_data_3_out"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i120"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i120P0A.i15P0A.i15P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i120.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.2i10.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i120.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i120P0A"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i120P0A"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="j_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="axi_data_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_data/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="axi_last_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="axi_last/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="colorFormat_val_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="3" slack="0"/>
<pin id="158" dir="0" index="1" bw="3" slack="0"/>
<pin id="159" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="colorFormat_val_cast_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="3" slack="0"/>
<pin id="164" dir="0" index="1" bw="3" slack="0"/>
<pin id="165" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_val_cast_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="cond_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cond_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="trunc_ln226_1_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="11" slack="0"/>
<pin id="176" dir="0" index="1" bw="11" slack="0"/>
<pin id="177" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln226_1_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="axi_data_2_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="120" slack="0"/>
<pin id="182" dir="0" index="1" bw="120" slack="0"/>
<pin id="183" dir="1" index="2" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_data_2_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="axi_last_2_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="axi_last_2_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="sof_2_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sof_2_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="empty_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="154" slack="0"/>
<pin id="200" dir="0" index="1" bw="120" slack="0"/>
<pin id="201" dir="0" index="2" bw="15" slack="0"/>
<pin id="202" dir="0" index="3" bw="15" slack="0"/>
<pin id="203" dir="0" index="4" bw="1" slack="0"/>
<pin id="204" dir="0" index="5" bw="1" slack="0"/>
<pin id="205" dir="0" index="6" bw="1" slack="0"/>
<pin id="206" dir="0" index="7" bw="1" slack="0"/>
<pin id="207" dir="1" index="8" bw="154" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="write_ln303_write_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="0" slack="0"/>
<pin id="218" dir="0" index="1" bw="120" slack="0"/>
<pin id="219" dir="0" index="2" bw="120" slack="0"/>
<pin id="220" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln303/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="write_ln0_write_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="0" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln0_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="120" slack="0"/>
<pin id="233" dir="0" index="2" bw="120" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1005" name="eol_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="239" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="eol (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="eol_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="eol/1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="sof_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="sof (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="sof_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="1" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="120" slack="0"/>
<pin id="261" dir="1" index="1" bw="120" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln226/1 MuxLogicAddr_to_axi_data_load/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="muxLogicCE_to_colorFormat_val_read_fu_262">
<pin_list>
<pin id="263" dir="1" index="0" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_colorFormat_val_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="muxLogicCE_to_colorFormat_val_cast_read_fu_264">
<pin_list>
<pin id="265" dir="1" index="0" bw="3" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_colorFormat_val_cast_read/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="muxLogicCE_to_cond_read_fu_266">
<pin_list>
<pin id="267" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_cond_read/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="muxLogicCE_to_trunc_ln226_1_read_fu_268">
<pin_list>
<pin id="269" dir="1" index="0" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_trunc_ln226_1_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="muxLogicCE_to_axi_data_2_read_fu_270">
<pin_list>
<pin id="271" dir="1" index="0" bw="120" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_axi_data_2_read/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="muxLogicCE_to_axi_last_2_read_fu_272">
<pin_list>
<pin id="273" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_axi_last_2_read/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="muxLogicCE_to_sof_2_read_fu_274">
<pin_list>
<pin id="275" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_sof_2_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="colorFormat_val_cast_cast_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="colorFormat_val_cast_cast/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="muxLogicData_to_store_ln226_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln226/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="muxLogicAddr_to_store_ln226_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln226/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln226_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="1" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="muxLogicData_to_store_ln226_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="120" slack="0"/>
<pin id="294" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln226/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="muxLogicAddr_to_store_ln226_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="120" slack="0"/>
<pin id="298" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln226/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="store_ln226_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="120" slack="0"/>
<pin id="301" dir="0" index="1" bw="120" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/1 "/>
</bind>
</comp>

<comp id="304" class="1004" name="muxLogicData_to_store_ln257_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln257/1 "/>
</bind>
</comp>

<comp id="308" class="1004" name="muxLogicAddr_to_store_ln257_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="11" slack="0"/>
<pin id="310" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln257/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="store_ln257_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="11" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="MuxLogicAddr_to_j_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="11" slack="0"/>
<pin id="318" dir="1" index="1" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_j_1/1 "/>
</bind>
</comp>

<comp id="319" class="1004" name="j_1_load_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_1/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="j_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="11" slack="0"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln257_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="11" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln257/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="or_ln261_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="1" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln261/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="muxLogicCE_to_empty_fu_340">
<pin_list>
<pin id="341" dir="1" index="0" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicCE_to_empty/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="axi_data_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="154" slack="0"/>
<pin id="344" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="axi_data_1/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="axi_last_5_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="154" slack="0"/>
<pin id="348" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="axi_last_5/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="muxLogicData_to_store_ln226_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln226/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="muxLogicAddr_to_store_ln226_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln226/1 "/>
</bind>
</comp>

<comp id="357" class="1004" name="store_ln226_store_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="muxLogicData_to_store_ln226_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="120" slack="0"/>
<pin id="364" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln226/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln226_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="120" slack="0"/>
<pin id="368" dir="0" index="1" bw="120" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln226/1 "/>
</bind>
</comp>

<comp id="371" class="1004" name="muxLogicData_to_store_ln257_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="11" slack="0"/>
<pin id="373" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_store_ln257/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="muxLogicAddr_to_store_ln257_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="11" slack="0"/>
<pin id="377" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicAddr_to_store_ln257/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln257_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="11" slack="0"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln257/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="MuxLogicAddr_to_axi_data_4_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="120" slack="1"/>
<pin id="385" dir="1" index="1" bw="120" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_axi_data_4/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="axi_data_4_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="120" slack="1"/>
<pin id="388" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_4/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="MuxLogicAddr_to_axi_last_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="1"/>
<pin id="391" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="MuxLogicAddr_to_axi_last_4/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="axi_last_4_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="1"/>
<pin id="394" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_last_4/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_8_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="10" slack="0"/>
<pin id="397" dir="0" index="1" bw="120" slack="0"/>
<pin id="398" dir="0" index="2" bw="6" slack="0"/>
<pin id="399" dir="0" index="3" bw="6" slack="0"/>
<pin id="400" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="trunc_ln63_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="120" slack="0"/>
<pin id="407" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln63/2 "/>
</bind>
</comp>

<comp id="409" class="1004" name="select_ln290_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="0" index="1" bw="10" slack="0"/>
<pin id="412" dir="0" index="2" bw="10" slack="0"/>
<pin id="413" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_s_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="10" slack="0"/>
<pin id="418" dir="0" index="1" bw="120" slack="0"/>
<pin id="419" dir="0" index="2" bw="5" slack="0"/>
<pin id="420" dir="0" index="3" bw="6" slack="0"/>
<pin id="421" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln290_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="1"/>
<pin id="428" dir="0" index="1" bw="10" slack="0"/>
<pin id="429" dir="0" index="2" bw="10" slack="0"/>
<pin id="430" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290_1/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="select_ln290_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="1"/>
<pin id="435" dir="0" index="1" bw="10" slack="0"/>
<pin id="436" dir="0" index="2" bw="10" slack="0"/>
<pin id="437" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290_2/2 "/>
</bind>
</comp>

<comp id="440" class="1004" name="tmp_16_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="120" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="0" index="3" bw="7" slack="0"/>
<pin id="445" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_17_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="10" slack="0"/>
<pin id="452" dir="0" index="1" bw="120" slack="0"/>
<pin id="453" dir="0" index="2" bw="6" slack="0"/>
<pin id="454" dir="0" index="3" bw="7" slack="0"/>
<pin id="455" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="tmp_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="10" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="0" index="2" bw="10" slack="0"/>
<pin id="464" dir="0" index="3" bw="1" slack="0"/>
<pin id="465" dir="0" index="4" bw="10" slack="0"/>
<pin id="466" dir="0" index="5" bw="10" slack="0"/>
<pin id="467" dir="0" index="6" bw="3" slack="1"/>
<pin id="468" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="475" class="1004" name="tmp_18_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="10" slack="0"/>
<pin id="477" dir="0" index="1" bw="120" slack="0"/>
<pin id="478" dir="0" index="2" bw="7" slack="0"/>
<pin id="479" dir="0" index="3" bw="7" slack="0"/>
<pin id="480" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln290_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="3" slack="1"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln290/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln290_3_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="10" slack="0"/>
<pin id="493" dir="0" index="2" bw="10" slack="0"/>
<pin id="494" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290_3/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="select_ln290_4_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="1" slack="0"/>
<pin id="500" dir="0" index="1" bw="10" slack="0"/>
<pin id="501" dir="0" index="2" bw="10" slack="0"/>
<pin id="502" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln290_4/2 "/>
</bind>
</comp>

<comp id="506" class="1004" name="tmp_19_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="10" slack="0"/>
<pin id="508" dir="0" index="1" bw="120" slack="0"/>
<pin id="509" dir="0" index="2" bw="8" slack="0"/>
<pin id="510" dir="0" index="3" bw="8" slack="0"/>
<pin id="511" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_20_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="10" slack="0"/>
<pin id="518" dir="0" index="1" bw="120" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="0"/>
<pin id="520" dir="0" index="3" bw="8" slack="0"/>
<pin id="521" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="10" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="10" slack="0"/>
<pin id="530" dir="0" index="3" bw="1" slack="0"/>
<pin id="531" dir="0" index="4" bw="10" slack="0"/>
<pin id="532" dir="0" index="5" bw="10" slack="0"/>
<pin id="533" dir="0" index="6" bw="3" slack="1"/>
<pin id="534" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_21_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="10" slack="0"/>
<pin id="543" dir="0" index="1" bw="120" slack="0"/>
<pin id="544" dir="0" index="2" bw="8" slack="0"/>
<pin id="545" dir="0" index="3" bw="8" slack="0"/>
<pin id="546" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_3_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="0"/>
<pin id="553" dir="0" index="1" bw="1" slack="0"/>
<pin id="554" dir="0" index="2" bw="10" slack="0"/>
<pin id="555" dir="0" index="3" bw="1" slack="0"/>
<pin id="556" dir="0" index="4" bw="10" slack="0"/>
<pin id="557" dir="0" index="5" bw="10" slack="0"/>
<pin id="558" dir="0" index="6" bw="3" slack="1"/>
<pin id="559" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_4_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="10" slack="0"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="0" index="2" bw="10" slack="0"/>
<pin id="570" dir="0" index="3" bw="1" slack="0"/>
<pin id="571" dir="0" index="4" bw="10" slack="0"/>
<pin id="572" dir="0" index="5" bw="10" slack="0"/>
<pin id="573" dir="0" index="6" bw="3" slack="1"/>
<pin id="574" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_22_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="0" index="1" bw="120" slack="0"/>
<pin id="584" dir="0" index="2" bw="8" slack="0"/>
<pin id="585" dir="0" index="3" bw="8" slack="0"/>
<pin id="586" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="tmp_23_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="10" slack="0"/>
<pin id="593" dir="0" index="1" bw="120" slack="0"/>
<pin id="594" dir="0" index="2" bw="8" slack="0"/>
<pin id="595" dir="0" index="3" bw="8" slack="0"/>
<pin id="596" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="601" class="1004" name="tmp_5_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="10" slack="0"/>
<pin id="603" dir="0" index="1" bw="1" slack="0"/>
<pin id="604" dir="0" index="2" bw="10" slack="0"/>
<pin id="605" dir="0" index="3" bw="1" slack="0"/>
<pin id="606" dir="0" index="4" bw="10" slack="0"/>
<pin id="607" dir="0" index="5" bw="10" slack="0"/>
<pin id="608" dir="0" index="6" bw="3" slack="1"/>
<pin id="609" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="616" class="1004" name="tmp_24_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="10" slack="0"/>
<pin id="618" dir="0" index="1" bw="120" slack="0"/>
<pin id="619" dir="0" index="2" bw="8" slack="0"/>
<pin id="620" dir="0" index="3" bw="8" slack="0"/>
<pin id="621" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="tmp_6_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="10" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="0" index="2" bw="10" slack="0"/>
<pin id="630" dir="0" index="3" bw="1" slack="0"/>
<pin id="631" dir="0" index="4" bw="10" slack="0"/>
<pin id="632" dir="0" index="5" bw="10" slack="0"/>
<pin id="633" dir="0" index="6" bw="3" slack="1"/>
<pin id="634" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="641" class="1004" name="tmp_7_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="0"/>
<pin id="643" dir="0" index="1" bw="1" slack="0"/>
<pin id="644" dir="0" index="2" bw="10" slack="0"/>
<pin id="645" dir="0" index="3" bw="1" slack="0"/>
<pin id="646" dir="0" index="4" bw="10" slack="0"/>
<pin id="647" dir="0" index="5" bw="10" slack="0"/>
<pin id="648" dir="0" index="6" bw="3" slack="1"/>
<pin id="649" dir="1" index="7" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="656" class="1004" name="p_0_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="120" slack="0"/>
<pin id="658" dir="0" index="1" bw="10" slack="0"/>
<pin id="659" dir="0" index="2" bw="10" slack="0"/>
<pin id="660" dir="0" index="3" bw="10" slack="0"/>
<pin id="661" dir="0" index="4" bw="10" slack="0"/>
<pin id="662" dir="0" index="5" bw="10" slack="0"/>
<pin id="663" dir="0" index="6" bw="10" slack="0"/>
<pin id="664" dir="0" index="7" bw="10" slack="0"/>
<pin id="665" dir="0" index="8" bw="10" slack="0"/>
<pin id="666" dir="0" index="9" bw="10" slack="0"/>
<pin id="667" dir="0" index="10" bw="10" slack="0"/>
<pin id="668" dir="0" index="11" bw="10" slack="0"/>
<pin id="669" dir="0" index="12" bw="10" slack="0"/>
<pin id="670" dir="1" index="13" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="685" class="1004" name="muxLogicData_to_write_ln303_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="120" slack="0"/>
<pin id="687" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln303/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="axi_data_load_load_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="120" slack="0"/>
<pin id="691" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="axi_data_load/1 "/>
</bind>
</comp>

<comp id="693" class="1004" name="muxLogicData_to_write_ln0_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="muxLogicData_to_write_ln0_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="120" slack="0"/>
<pin id="699" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicData_to_write_ln0/1 "/>
</bind>
</comp>

<comp id="701" class="1005" name="j_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="11" slack="0"/>
<pin id="703" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="711" class="1005" name="axi_data_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="120" slack="0"/>
<pin id="713" dir="1" index="1" bw="120" slack="0"/>
</pin_list>
<bind>
<opset="axi_data "/>
</bind>
</comp>

<comp id="722" class="1005" name="axi_last_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="1" slack="0"/>
<pin id="724" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="axi_last "/>
</bind>
</comp>

<comp id="732" class="1005" name="colorFormat_val_read_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="3" slack="1"/>
<pin id="734" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="colorFormat_val_read "/>
</bind>
</comp>

<comp id="737" class="1005" name="cond_read_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="1" slack="1"/>
<pin id="739" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cond_read "/>
</bind>
</comp>

<comp id="744" class="1005" name="colorFormat_val_cast_cast_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="8" slack="1"/>
<pin id="746" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="colorFormat_val_cast_cast "/>
</bind>
</comp>

<comp id="755" class="1005" name="icmp_ln257_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="1" slack="1"/>
<pin id="757" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln257 "/>
</bind>
</comp>

<comp id="762" class="1005" name="axi_last_4_reg_762">
<pin_list>
<pin id="763" dir="0" index="0" bw="1" slack="1"/>
<pin id="764" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_4 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="147"><net_src comp="34" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="12" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="36" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="10" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="38" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="8" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="40" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="42" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="4" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="38" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="2" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="208"><net_src comp="80" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="16" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="18" pin="0"/><net_sink comp="198" pin=2"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="198" pin=3"/></net>

<net id="212"><net_src comp="22" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="213"><net_src comp="24" pin="0"/><net_sink comp="198" pin=5"/></net>

<net id="214"><net_src comp="26" pin="0"/><net_sink comp="198" pin=6"/></net>

<net id="215"><net_src comp="28" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="221"><net_src comp="138" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="140" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="235"><net_src comp="142" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="32" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="246"><net_src comp="64" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="223" pin=2"/></net>

<net id="257"><net_src comp="192" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="258"><net_src comp="64" pin="0"/><net_sink comp="251" pin=2"/></net>

<net id="279"><net_src comp="162" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="186" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="291"><net_src comp="186" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="180" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="303"><net_src comp="180" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="307"><net_src comp="62" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="315"><net_src comp="62" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="326"><net_src comp="319" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="66" pin="0"/><net_sink comp="322" pin=1"/></net>

<net id="332"><net_src comp="319" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="174" pin="2"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="251" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="240" pin="4"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="198" pin="8"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="198" pin="8"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="346" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="361"><net_src comp="346" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="342" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="342" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="374"><net_src comp="322" pin="2"/><net_sink comp="371" pin=0"/></net>

<net id="382"><net_src comp="322" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="401"><net_src comp="82" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="402"><net_src comp="386" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="403"><net_src comp="84" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="404"><net_src comp="86" pin="0"/><net_sink comp="395" pin=3"/></net>

<net id="408"><net_src comp="386" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="395" pin="4"/><net_sink comp="409" pin=1"/></net>

<net id="415"><net_src comp="405" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="422"><net_src comp="82" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="423"><net_src comp="386" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="424"><net_src comp="88" pin="0"/><net_sink comp="416" pin=2"/></net>

<net id="425"><net_src comp="90" pin="0"/><net_sink comp="416" pin=3"/></net>

<net id="431"><net_src comp="405" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="432"><net_src comp="416" pin="4"/><net_sink comp="426" pin=2"/></net>

<net id="438"><net_src comp="416" pin="4"/><net_sink comp="433" pin=1"/></net>

<net id="439"><net_src comp="395" pin="4"/><net_sink comp="433" pin=2"/></net>

<net id="446"><net_src comp="82" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="386" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="92" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="94" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="456"><net_src comp="82" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="386" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="458"><net_src comp="96" pin="0"/><net_sink comp="450" pin=2"/></net>

<net id="459"><net_src comp="98" pin="0"/><net_sink comp="450" pin=3"/></net>

<net id="469"><net_src comp="100" pin="0"/><net_sink comp="460" pin=0"/></net>

<net id="470"><net_src comp="102" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="471"><net_src comp="440" pin="4"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="104" pin="0"/><net_sink comp="460" pin=3"/></net>

<net id="473"><net_src comp="450" pin="4"/><net_sink comp="460" pin=4"/></net>

<net id="474"><net_src comp="395" pin="4"/><net_sink comp="460" pin=5"/></net>

<net id="481"><net_src comp="82" pin="0"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="386" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="106" pin="0"/><net_sink comp="475" pin=2"/></net>

<net id="484"><net_src comp="108" pin="0"/><net_sink comp="475" pin=3"/></net>

<net id="489"><net_src comp="110" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="485" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="475" pin="4"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="450" pin="4"/><net_sink comp="490" pin=2"/></net>

<net id="503"><net_src comp="485" pin="2"/><net_sink comp="498" pin=0"/></net>

<net id="504"><net_src comp="440" pin="4"/><net_sink comp="498" pin=1"/></net>

<net id="505"><net_src comp="475" pin="4"/><net_sink comp="498" pin=2"/></net>

<net id="512"><net_src comp="82" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="513"><net_src comp="386" pin="1"/><net_sink comp="506" pin=1"/></net>

<net id="514"><net_src comp="112" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="515"><net_src comp="114" pin="0"/><net_sink comp="506" pin=3"/></net>

<net id="522"><net_src comp="82" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="523"><net_src comp="386" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="524"><net_src comp="116" pin="0"/><net_sink comp="516" pin=2"/></net>

<net id="525"><net_src comp="118" pin="0"/><net_sink comp="516" pin=3"/></net>

<net id="535"><net_src comp="100" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="536"><net_src comp="102" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="537"><net_src comp="506" pin="4"/><net_sink comp="526" pin=2"/></net>

<net id="538"><net_src comp="104" pin="0"/><net_sink comp="526" pin=3"/></net>

<net id="539"><net_src comp="516" pin="4"/><net_sink comp="526" pin=4"/></net>

<net id="540"><net_src comp="475" pin="4"/><net_sink comp="526" pin=5"/></net>

<net id="547"><net_src comp="82" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="548"><net_src comp="386" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="549"><net_src comp="120" pin="0"/><net_sink comp="541" pin=2"/></net>

<net id="550"><net_src comp="122" pin="0"/><net_sink comp="541" pin=3"/></net>

<net id="560"><net_src comp="100" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="561"><net_src comp="102" pin="0"/><net_sink comp="551" pin=1"/></net>

<net id="562"><net_src comp="516" pin="4"/><net_sink comp="551" pin=2"/></net>

<net id="563"><net_src comp="104" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="541" pin="4"/><net_sink comp="551" pin=4"/></net>

<net id="565"><net_src comp="440" pin="4"/><net_sink comp="551" pin=5"/></net>

<net id="575"><net_src comp="100" pin="0"/><net_sink comp="566" pin=0"/></net>

<net id="576"><net_src comp="102" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="541" pin="4"/><net_sink comp="566" pin=2"/></net>

<net id="578"><net_src comp="104" pin="0"/><net_sink comp="566" pin=3"/></net>

<net id="579"><net_src comp="506" pin="4"/><net_sink comp="566" pin=4"/></net>

<net id="580"><net_src comp="516" pin="4"/><net_sink comp="566" pin=5"/></net>

<net id="587"><net_src comp="82" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="386" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="124" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="126" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="597"><net_src comp="82" pin="0"/><net_sink comp="591" pin=0"/></net>

<net id="598"><net_src comp="386" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="599"><net_src comp="128" pin="0"/><net_sink comp="591" pin=2"/></net>

<net id="600"><net_src comp="130" pin="0"/><net_sink comp="591" pin=3"/></net>

<net id="610"><net_src comp="100" pin="0"/><net_sink comp="601" pin=0"/></net>

<net id="611"><net_src comp="102" pin="0"/><net_sink comp="601" pin=1"/></net>

<net id="612"><net_src comp="581" pin="4"/><net_sink comp="601" pin=2"/></net>

<net id="613"><net_src comp="104" pin="0"/><net_sink comp="601" pin=3"/></net>

<net id="614"><net_src comp="591" pin="4"/><net_sink comp="601" pin=4"/></net>

<net id="615"><net_src comp="516" pin="4"/><net_sink comp="601" pin=5"/></net>

<net id="622"><net_src comp="82" pin="0"/><net_sink comp="616" pin=0"/></net>

<net id="623"><net_src comp="386" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="624"><net_src comp="132" pin="0"/><net_sink comp="616" pin=2"/></net>

<net id="625"><net_src comp="134" pin="0"/><net_sink comp="616" pin=3"/></net>

<net id="635"><net_src comp="100" pin="0"/><net_sink comp="626" pin=0"/></net>

<net id="636"><net_src comp="102" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="637"><net_src comp="591" pin="4"/><net_sink comp="626" pin=2"/></net>

<net id="638"><net_src comp="104" pin="0"/><net_sink comp="626" pin=3"/></net>

<net id="639"><net_src comp="616" pin="4"/><net_sink comp="626" pin=4"/></net>

<net id="640"><net_src comp="541" pin="4"/><net_sink comp="626" pin=5"/></net>

<net id="650"><net_src comp="100" pin="0"/><net_sink comp="641" pin=0"/></net>

<net id="651"><net_src comp="102" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="652"><net_src comp="616" pin="4"/><net_sink comp="641" pin=2"/></net>

<net id="653"><net_src comp="104" pin="0"/><net_sink comp="641" pin=3"/></net>

<net id="654"><net_src comp="581" pin="4"/><net_sink comp="641" pin=4"/></net>

<net id="655"><net_src comp="506" pin="4"/><net_sink comp="641" pin=5"/></net>

<net id="671"><net_src comp="136" pin="0"/><net_sink comp="656" pin=0"/></net>

<net id="672"><net_src comp="641" pin="7"/><net_sink comp="656" pin=1"/></net>

<net id="673"><net_src comp="626" pin="7"/><net_sink comp="656" pin=2"/></net>

<net id="674"><net_src comp="601" pin="7"/><net_sink comp="656" pin=3"/></net>

<net id="675"><net_src comp="566" pin="7"/><net_sink comp="656" pin=4"/></net>

<net id="676"><net_src comp="551" pin="7"/><net_sink comp="656" pin=5"/></net>

<net id="677"><net_src comp="526" pin="7"/><net_sink comp="656" pin=6"/></net>

<net id="678"><net_src comp="498" pin="3"/><net_sink comp="656" pin=7"/></net>

<net id="679"><net_src comp="490" pin="3"/><net_sink comp="656" pin=8"/></net>

<net id="680"><net_src comp="460" pin="7"/><net_sink comp="656" pin=9"/></net>

<net id="681"><net_src comp="433" pin="3"/><net_sink comp="656" pin=10"/></net>

<net id="682"><net_src comp="426" pin="3"/><net_sink comp="656" pin=11"/></net>

<net id="683"><net_src comp="409" pin="3"/><net_sink comp="656" pin=12"/></net>

<net id="684"><net_src comp="656" pin="13"/><net_sink comp="216" pin=2"/></net>

<net id="688"><net_src comp="656" pin="13"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="689" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="696"><net_src comp="240" pin="4"/><net_sink comp="693" pin=0"/></net>

<net id="700"><net_src comp="689" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="704"><net_src comp="144" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="707"><net_src comp="701" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="708"><net_src comp="701" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="709"><net_src comp="701" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="710"><net_src comp="701" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="714"><net_src comp="148" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="718"><net_src comp="711" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="719"><net_src comp="711" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="720"><net_src comp="711" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="721"><net_src comp="711" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="725"><net_src comp="152" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="728"><net_src comp="722" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="729"><net_src comp="722" pin="1"/><net_sink comp="357" pin=1"/></net>

<net id="730"><net_src comp="722" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="731"><net_src comp="722" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="735"><net_src comp="156" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="740"><net_src comp="168" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="742"><net_src comp="737" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="743"><net_src comp="737" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="747"><net_src comp="276" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="460" pin=6"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="526" pin=6"/></net>

<net id="750"><net_src comp="744" pin="1"/><net_sink comp="551" pin=6"/></net>

<net id="751"><net_src comp="744" pin="1"/><net_sink comp="566" pin=6"/></net>

<net id="752"><net_src comp="744" pin="1"/><net_sink comp="601" pin=6"/></net>

<net id="753"><net_src comp="744" pin="1"/><net_sink comp="626" pin=6"/></net>

<net id="754"><net_src comp="744" pin="1"/><net_sink comp="641" pin=6"/></net>

<net id="758"><net_src comp="328" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="765"><net_src comp="392" pin="1"/><net_sink comp="762" pin=0"/></net>

<net id="766"><net_src comp="762" pin="1"/><net_sink comp="240" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img | {2 }
	Port: eol_out | {1 }
	Port: axi_data_3_out | {1 }
 - Input state : 
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : sof_2 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_last_2 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : axi_data_2 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : trunc_ln226_1 | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : cond | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : colorFormat_val_cast | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : colorFormat_val | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_data_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_keep_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_strb_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_user_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_last_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_id_V | {1 }
	Port: AXIvideo2MultiPixStream_Pipeline_loop_width : s_axis_video_V_dest_V | {1 }
  - Chain level:
	State 1
		muxLogicAddr_to_store_ln226 : 1
		muxLogicAddr_to_store_ln226 : 1
		muxLogicAddr_to_store_ln257 : 1
		store_ln257 : 1
		eol : 1
		sof : 1
		MuxLogicAddr_to_j_1 : 1
		j_1 : 1
		j_2 : 2
		icmp_ln257 : 2
		br_ln257 : 3
		or_ln261 : 2
		br_ln261 : 2
		muxLogicData_to_store_ln226 : 1
		muxLogicAddr_to_store_ln226 : 1
		store_ln226 : 1
		muxLogicData_to_store_ln226 : 1
		muxLogicAddr_to_store_ln226 : 1
		store_ln226 : 1
		muxLogicData_to_store_ln257 : 3
		muxLogicAddr_to_store_ln257 : 1
		store_ln257 : 3
		MuxLogicAddr_to_axi_data_load : 1
		axi_data_load : 1
		muxLogicData_to_write_ln0 : 2
		write_ln0 : 2
		muxLogicData_to_write_ln0 : 2
		write_ln0 : 2
	State 2
		tmp_8 : 1
		trunc_ln63 : 1
		select_ln290 : 2
		tmp_s : 1
		select_ln290_1 : 2
		select_ln290_2 : 2
		tmp_16 : 1
		tmp_17 : 1
		tmp_1 : 2
		tmp_18 : 1
		select_ln290_3 : 2
		select_ln290_4 : 2
		tmp_19 : 1
		tmp_20 : 1
		tmp_2 : 2
		tmp_21 : 1
		tmp_3 : 2
		tmp_4 : 2
		tmp_22 : 1
		tmp_23 : 1
		tmp_5 : 2
		tmp_24 : 1
		tmp_6 : 2
		tmp_7 : 2
		p_0 : 3
		muxLogicData_to_write_ln303 : 4
		write_ln303 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                |    FF   |   LUT   |
|----------|------------------------------------------------|---------|---------|
|          |                  tmp_1_fu_460                  |    0    |    10   |
|          |                  tmp_2_fu_526                  |    0    |    10   |
|          |                  tmp_3_fu_551                  |    0    |    10   |
| sparsemux|                  tmp_4_fu_566                  |    0    |    10   |
|          |                  tmp_5_fu_601                  |    0    |    10   |
|          |                  tmp_6_fu_626                  |    0    |    10   |
|          |                  tmp_7_fu_641                  |    0    |    10   |
|----------|------------------------------------------------|---------|---------|
|          |               select_ln290_fu_409              |    0    |    9    |
|          |              select_ln290_1_fu_426             |    0    |    9    |
|  select  |              select_ln290_2_fu_433             |    0    |    9    |
|          |              select_ln290_3_fu_490             |    0    |    9    |
|          |              select_ln290_4_fu_498             |    0    |    9    |
|----------|------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln257_fu_328               |    0    |    11   |
|          |                icmp_ln290_fu_485               |    0    |    5    |
|----------|------------------------------------------------|---------|---------|
|    add   |                   j_2_fu_322                   |    0    |    11   |
|----------|------------------------------------------------|---------|---------|
|    or    |                 or_ln261_fu_334                |    0    |    2    |
|----------|------------------------------------------------|---------|---------|
|          |        colorFormat_val_read_read_fu_156        |    0    |    0    |
|          |      colorFormat_val_cast_read_read_fu_162     |    0    |    0    |
|          |              cond_read_read_fu_168             |    0    |    0    |
|   read   |         trunc_ln226_1_read_read_fu_174         |    0    |    0    |
|          |           axi_data_2_read_read_fu_180          |    0    |    0    |
|          |           axi_last_2_read_read_fu_186          |    0    |    0    |
|          |             sof_2_read_read_fu_192             |    0    |    0    |
|          |                empty_read_fu_198               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |            write_ln303_write_fu_216            |    0    |    0    |
|   write  |             write_ln0_write_fu_223             |    0    |    0    |
|          |             write_ln0_write_fu_230             |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                   grp_fu_259                   |    0    |    0    |
|          |    muxLogicCE_to_colorFormat_val_read_fu_262   |    0    |    0    |
|          | muxLogicCE_to_colorFormat_val_cast_read_fu_264 |    0    |    0    |
|          |         muxLogicCE_to_cond_read_fu_266         |    0    |    0    |
|          |     muxLogicCE_to_trunc_ln226_1_read_fu_268    |    0    |    0    |
|          |      muxLogicCE_to_axi_data_2_read_fu_270      |    0    |    0    |
|          |      muxLogicCE_to_axi_last_2_read_fu_272      |    0    |    0    |
|          |         muxLogicCE_to_sof_2_read_fu_274        |    0    |    0    |
|          |       muxLogicData_to_store_ln226_fu_280       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln226_fu_284       |    0    |    0    |
|          |       muxLogicData_to_store_ln226_fu_292       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln226_fu_296       |    0    |    0    |
| muxlogic |       muxLogicData_to_store_ln257_fu_304       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln257_fu_308       |    0    |    0    |
|          |           MuxLogicAddr_to_j_1_fu_316           |    0    |    0    |
|          |           muxLogicCE_to_empty_fu_340           |    0    |    0    |
|          |       muxLogicData_to_store_ln226_fu_350       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln226_fu_354       |    0    |    0    |
|          |       muxLogicData_to_store_ln226_fu_362       |    0    |    0    |
|          |       muxLogicData_to_store_ln257_fu_371       |    0    |    0    |
|          |       muxLogicAddr_to_store_ln257_fu_375       |    0    |    0    |
|          |        MuxLogicAddr_to_axi_data_4_fu_383       |    0    |    0    |
|          |        MuxLogicAddr_to_axi_last_4_fu_389       |    0    |    0    |
|          |       muxLogicData_to_write_ln303_fu_685       |    0    |    0    |
|          |        muxLogicData_to_write_ln0_fu_693        |    0    |    0    |
|          |        muxLogicData_to_write_ln0_fu_697        |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   zext   |        colorFormat_val_cast_cast_fu_276        |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|extractvalue|                axi_data_1_fu_342               |    0    |    0    |
|          |                axi_last_5_fu_346               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|          |                  tmp_8_fu_395                  |    0    |    0    |
|          |                  tmp_s_fu_416                  |    0    |    0    |
|          |                  tmp_16_fu_440                 |    0    |    0    |
|          |                  tmp_17_fu_450                 |    0    |    0    |
|          |                  tmp_18_fu_475                 |    0    |    0    |
|partselect|                  tmp_19_fu_506                 |    0    |    0    |
|          |                  tmp_20_fu_516                 |    0    |    0    |
|          |                  tmp_21_fu_541                 |    0    |    0    |
|          |                  tmp_22_fu_581                 |    0    |    0    |
|          |                  tmp_23_fu_591                 |    0    |    0    |
|          |                  tmp_24_fu_616                 |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   trunc  |                trunc_ln63_fu_405               |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|bitconcatenate|                   p_0_fu_656                   |    0    |    0    |
|----------|------------------------------------------------|---------|---------|
|   Total  |                                                |    0    |   144   |
|----------|------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|         axi_data_reg_711        |   120  |
|        axi_last_4_reg_762       |    1   |
|         axi_last_reg_722        |    1   |
|colorFormat_val_cast_cast_reg_744|    8   |
|   colorFormat_val_read_reg_732  |    3   |
|        cond_read_reg_737        |    1   |
|           eol_reg_237           |    1   |
|        icmp_ln257_reg_755       |    1   |
|            j_reg_701            |   11   |
|           sof_reg_248           |    1   |
+---------------------------------+--------+
|              Total              |   148  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   144  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   148  |    -   |
+-----------+--------+--------+
|   Total   |   148  |   144  |
+-----------+--------+--------+
