vendor_name = ModelSim
source_file = 1, C:/verilogDesign/hw9_4/Waveform.vwf
source_file = 1, C:/verilogDesign/hw9_4/test.v
source_file = 1, C:/verilogDesign/hw9_4/db/test.cbx.xml
design_name = test
instance = comp, \I[1]~input , I[1]~input, test, 1
instance = comp, \F~output , F~output, test, 1
instance = comp, \I[0]~input , I[0]~input, test, 1
instance = comp, \S[0]~input , S[0]~input, test, 1
instance = comp, \S[2]~input , S[2]~input, test, 1
instance = comp, \MUL2_1~0 , MUL2_1~0, test, 1
instance = comp, \I[3]~input , I[3]~input, test, 1
instance = comp, \I[2]~input , I[2]~input, test, 1
instance = comp, \S[1]~input , S[1]~input, test, 1
instance = comp, \MUL2_1~1 , MUL2_1~1, test, 1
instance = comp, \MUL2_1~2 , MUL2_1~2, test, 1
