# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_0_0/sim/design_1_axis_data_fifo_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_splitter_0_0/sim/design_1_axis_splitter_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_complex_mult_0_0/sim/design_1_complex_mult_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_data_fifo_1_0/sim/design_1_axis_data_fifo_1_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_mixer_0_0/sim/design_1_mixer_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_dds_top_0_0/sim/design_1_dds_top_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_0_1/sim/design_1_conj_0_1.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm2_0_0/sim/design_1_cp_rm2_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_cp_rm_0_0/sim/design_1_cp_rm_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_sum_0_0/sim/design_1_sum_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_angle_0_0/sim/design_1_angle_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_scale_0_0/sim/design_1_scale_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_0_0/sim/design_1_conj_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_conj_1_0/sim/design_1_conj_1_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_delay_0_0/sim/design_1_delay_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_delay_1_0/sim/design_1_delay_1_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_axis_splitter_1_0/sim/design_1_axis_splitter_1_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_mux_0_0/sim/design_1_mux_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" \
"../../../../Equalizer_design.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../Equalizer_design.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

sv xil_defaultlib  --include "../../../../Equalizer_design.gen/sources_1/bd/design_1/ipshared/8713/hdl" \
"../../../../../modules/sim/equalizer_top_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
