/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [15:0] celloutsig_0_11z;
  reg [12:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire [11:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire celloutsig_0_19z;
  wire [13:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [10:0] celloutsig_0_26z;
  wire [3:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_31z;
  wire [8:0] celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_43z;
  wire celloutsig_0_46z;
  wire [6:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_6z;
  wire [7:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  reg [6:0] celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [45:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_7z;
  wire [7:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = ~(celloutsig_1_0z & celloutsig_1_1z[15]);
  assign celloutsig_0_3z = ~(celloutsig_0_1z[10] & celloutsig_0_0z[1]);
  assign celloutsig_0_46z = ~((celloutsig_0_43z | celloutsig_0_26z[4]) & celloutsig_0_14z[3]);
  assign celloutsig_1_0z = in_data[111] | in_data[131];
  assign celloutsig_0_19z = ~(celloutsig_0_6z[0] ^ celloutsig_0_14z[6]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z[0] ^ celloutsig_0_1z[10]);
  assign celloutsig_0_47z = { celloutsig_0_38z[8:3], celloutsig_0_22z } & { celloutsig_0_29z[2], celloutsig_0_29z, celloutsig_0_40z, celloutsig_0_19z };
  assign celloutsig_0_11z = { in_data[70:56], celloutsig_0_3z } & { in_data[45:31], celloutsig_0_3z };
  assign celloutsig_0_15z = in_data[14:3] & { celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_9z };
  assign celloutsig_0_8z = { celloutsig_0_1z[6:3], celloutsig_0_2z } / { 1'h1, celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_0_10z = { celloutsig_0_0z[1:0], celloutsig_0_4z } / { 1'h1, celloutsig_0_9z[3:2] };
  assign celloutsig_0_13z = celloutsig_0_11z[12:9] / { 1'h1, celloutsig_0_1z[8:6] };
  assign celloutsig_0_16z = { celloutsig_0_14z[6:2], celloutsig_0_10z } / { 1'h1, celloutsig_0_12z[7:2], celloutsig_0_4z };
  assign celloutsig_0_26z = { celloutsig_0_6z[3:1], celloutsig_0_10z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_21z } / { 1'h1, celloutsig_0_11z[12:3] };
  assign celloutsig_0_9z = { celloutsig_0_7z[7:3], celloutsig_0_8z } / { 1'h1, celloutsig_0_1z[8:0] };
  assign celloutsig_0_31z = celloutsig_0_7z[2:0] / { 1'h1, celloutsig_0_13z[1:0] };
  assign celloutsig_1_2z = in_data[171:150] == { in_data[127:107], celloutsig_1_0z };
  assign celloutsig_1_10z = { in_data[159:154], celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z } || in_data[185:173];
  assign celloutsig_1_18z = { celloutsig_1_8z[4:2], celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_0z } || { celloutsig_1_13z[5:1], celloutsig_1_4z };
  assign celloutsig_0_0z = in_data[20:18] % { 1'h1, in_data[36:35] };
  assign celloutsig_1_7z = in_data[184:181] % { 1'h1, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z };
  assign celloutsig_1_1z = in_data[129] ? { in_data[175:133], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } : { in_data[146:130], 1'h0, in_data[128:101] };
  assign celloutsig_1_12z = { celloutsig_1_1z[11:9], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_11z } != { celloutsig_1_1z[40:39], celloutsig_1_10z, celloutsig_1_7z };
  assign celloutsig_0_22z = { celloutsig_0_9z[2:0], celloutsig_0_13z } != { celloutsig_0_15z[11:8], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_38z = - { celloutsig_0_13z, celloutsig_0_3z, celloutsig_0_17z };
  assign celloutsig_0_7z = - celloutsig_0_6z;
  assign celloutsig_0_1z = - in_data[37:24];
  assign celloutsig_1_8z = ~ { in_data[102:96], celloutsig_1_3z };
  assign celloutsig_0_17z = ~ celloutsig_0_14z[4:1];
  assign celloutsig_0_29z = ~ celloutsig_0_16z[3:0];
  assign celloutsig_0_40z = ~^ { celloutsig_0_16z[7:3], celloutsig_0_17z };
  assign celloutsig_0_43z = ~^ celloutsig_0_31z;
  assign celloutsig_1_4z = ~^ in_data[167:152];
  assign celloutsig_1_15z = ~^ { celloutsig_1_13z[2:1], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = ^ { celloutsig_1_8z[5:4], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_0_6z = { celloutsig_0_1z[8:6], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z } <<< { in_data[16:10], celloutsig_0_3z };
  assign celloutsig_0_14z = { celloutsig_0_12z[7:3], celloutsig_0_3z, celloutsig_0_3z } <<< celloutsig_0_7z[6:0];
  assign celloutsig_1_19z = ~((celloutsig_1_12z & celloutsig_1_15z) | in_data[138]);
  assign celloutsig_0_21z = ~((celloutsig_0_9z[4] & celloutsig_0_11z[13]) | celloutsig_0_13z[3]);
  always_latch
    if (clkin_data[128]) celloutsig_1_13z = 7'h00;
    else if (clkin_data[0]) celloutsig_1_13z = { in_data[189:184], celloutsig_1_4z };
  always_latch
    if (clkin_data[64]) celloutsig_0_12z = 13'h0000;
    else if (celloutsig_1_19z) celloutsig_0_12z = in_data[79:67];
  assign celloutsig_0_4z = ~((celloutsig_0_2z & celloutsig_0_2z) | (celloutsig_0_3z & in_data[71]));
  assign { out_data[128], out_data[96], out_data[32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
