
---------- Begin Simulation Statistics ----------
simSeconds                                   0.063931                       # Number of seconds simulated (Second)
simTicks                                  63931191000                       # Number of ticks simulated (Tick)
finalTick                                 63931191000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   4023.07                       # Real time elapsed on the host (Second)
hostTickRate                                 15891154                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    1633520                       # Number of bytes of host memory used (Byte)
simInsts                                    348309988                       # Number of instructions simulated (Count)
simOps                                      518878492                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    86578                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     128976                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       107632327                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                      163009391                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                     885                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                     155826742                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                   739                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            44364797                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined         29629645                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                117                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          106564256                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.462280                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.260649                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                 64922090     60.92%     60.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  7647114      7.18%     68.10% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  6896885      6.47%     74.57% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  6371028      5.98%     80.55% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  6025549      5.65%     86.20% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  5160917      4.84%     91.05% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  4122267      3.87%     94.92% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  2714857      2.55%     97.46% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  2703549      2.54%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            106564256                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                 308591     22.26%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    7      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     22.26% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                 53631      3.87%     26.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     26.12% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    23      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                    0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  19      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd               13      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt               17      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     26.13% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult           29294      2.11%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::Matrix                      0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixMov                   0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MatrixOP                    0      0.00%     28.24% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                834582     60.19%     88.43% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 2045      0.15%     88.58% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead           158089     11.40%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             298      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass         7927      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     83044732     53.29%     53.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          606      0.00%     53.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         1555      0.00%     53.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd     19022183     12.21%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt           32      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd          463      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu      4774781      3.06%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            0      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         2090      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         3268      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift          434      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     68.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      3843720      2.47%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3723097      2.39%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv       550534      0.35%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      3403289      2.18%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::Matrix            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixMov            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MatrixOP            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead     21610688     13.87%     89.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1781510      1.14%     90.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     11757844      7.55%     98.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      2297989      1.47%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total     155826742                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.447769                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1386609                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.008898                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               312029207                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites              133507952                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses      101950038                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                107575881                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                73869458                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        52311299                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                  103296800                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    53908624                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                        155792481                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     33359262                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    34261                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          37438058                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       1890703                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     4078796                       # Number of stores executed (Count)
system.cpu0.numRate                          1.447451                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                          18152                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                        1068071                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   80717107                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                    118645479                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.333451                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.333451                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.749934                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.749934                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                 153981560                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 96617307                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   51273715                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  50043165                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   18478696                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  50946805                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 52658273                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                      18                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      33750975                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      4750453                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads      6716450                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       711277                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                2056525                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          1938849                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            15465                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             1902039                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBUpdates                3346                       # Number of BTB updates (Count)
system.cpu0.branchPred.BTBHits                1899402                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998614                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                   4679                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           2569                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              1341                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            1228                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          353                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       44249515                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            768                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            15375                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    100900840                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.175862                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.684227                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0       80880197     80.16%     80.16% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        3812211      3.78%     83.94% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         751007      0.74%     84.68% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         430462      0.43%     85.11% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         629461      0.62%     85.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5        1287627      1.28%     87.01% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         725528      0.72%     87.73% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         344055      0.34%     88.07% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8       12040292     11.93%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    100900840                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            80717107                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted             118645479                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   28421351                       # Number of memory references committed (Count)
system.cpu0.commit.loads                     24801566                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        500                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   1569535                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  43491944                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   86151747                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 3672                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         4897      0.00%      0.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     61349801     51.71%     51.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          591      0.00%     51.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         1429      0.00%     51.71% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd     13594780     11.46%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt           32      0.00%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd          350      0.00%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu      4103934      3.46%     66.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            0      0.00%     66.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         1672      0.00%     66.63% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         2990      0.00%     66.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          164      0.00%     66.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      3703936      3.12%     69.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3605595      3.04%     72.80% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv       519938      0.44%     73.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      3334019      2.81%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::Matrix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixMov            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MatrixOP            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead     15955648     13.45%     89.49% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite      1461725      1.23%     90.73% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      8845918      7.46%     98.18% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2158060      1.82%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total    118645479                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples     12040292                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.decode.idleCycles                 8129634                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles             75043535                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                 19478975                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              3616969                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                295143                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             1787116                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                  908                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts             166293518                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 4431                       # Number of squashed instructions handled by decode (Count)
system.cpu0.fetch.icacheStallCycles          12755148                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                     122733959                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    2056525                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           1905422                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     93475129                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 592082                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1095                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         5689                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles        31154                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                 10696139                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                11100                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         106564256                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             1.682058                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.063951                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                78403028     73.57%     73.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                 1927192      1.81%     75.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                 1514467      1.42%     76.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1977470      1.86%     78.66% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  905004      0.85%     79.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                 1645884      1.54%     81.05% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 1783362      1.67%     82.73% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1453684      1.36%     84.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                16954165     15.91%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           106564256                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.019107                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.140308                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   295143                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   8553672                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                 9691982                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts             163010276                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1155                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                33750975                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                4750453                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  310                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   101592                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                 9502937                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents          2516                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         11912                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         4093                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               16005                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit               155367165                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount              154261337                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                124748797                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                184856286                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.433225                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.674842                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.lsq0.forwLoads                    8361118                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                8949409                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 401                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation               2516                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               1130668                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads              310206                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                   891                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples          24801566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean             8.758814                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           55.148791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9              22855194     92.15%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               14303      0.06%     92.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29              448401      1.81%     94.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              511379      2.06%     96.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49              303781      1.22%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59              173525      0.70%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               89901      0.36%     98.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79               47231      0.19%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               26287      0.11%     98.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99               16608      0.07%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             12992      0.05%     98.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             12493      0.05%     98.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             17612      0.07%     98.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             33145      0.13%     99.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             39416      0.16%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             34807      0.14%     99.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             30926      0.12%     99.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             24365      0.10%     99.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             18045      0.07%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             13186      0.05%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209              9049      0.04%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              6043      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229              4228      0.02%     99.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239              3339      0.01%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249              3059      0.01%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259              2739      0.01%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269              2614      0.01%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279              2401      0.01%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289              2252      0.01%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299              2099      0.01%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows           40146      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total            24801566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               33356883                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                4078805                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     1946                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     1807                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses               10697027                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1258                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                295143                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 9644951                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               19328644                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          3020                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                 21451711                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles             55840787                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts             163447717                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                74964                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               1875461                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents              50883077                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               2915592                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.renamedOperands          290108807                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  464946891                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups               160792032                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 62267503                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps            209335450                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                80773357                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                     81                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                 67                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 20859660                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       248145377                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      331453528                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                80717107                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                 118645479                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   42                       # Number of system calls (Count)
system.cpu1.numCycles                         5340080                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       11165961                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     462                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      10748658                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                  1742                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             1086019                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          2670384                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                192                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples            4951743                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              2.170682                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.473681                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  2053580     41.47%     41.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   570496     11.52%     52.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   469486      9.48%     62.47% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   439707      8.88%     71.35% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   449956      9.09%     80.44% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   329304      6.65%     87.09% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                   242262      4.89%     91.98% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   155463      3.14%     95.12% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   241489      4.88%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total              4951743                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  40309     39.61%     39.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     39.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     39.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                 2020      1.99%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     3      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     41.60% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   314      0.31%     41.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     41.91% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                   194      0.19%     42.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     42.10% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                 124      0.12%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                1      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               1      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::Matrix                      0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixMov                   0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MatrixOP                    0      0.00%     42.22% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 28885     28.39%     70.61% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                10627     10.44%     81.06% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead            19024     18.70%     99.75% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             253      0.25%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass        38291      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu      6154900     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult         4157      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        36926      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       785492      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt          172      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         6168      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu       316486      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        13172      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        66348      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         1200      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd       351184      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt        95999      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv        22534      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult       320193      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1151503     10.71%     87.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite       509306      4.74%     91.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead       710502      6.61%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite       164125      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      10748658                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        2.012827                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                             101755                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.009467                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                20191425                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites                9013142                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses        7506922                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                  6361131                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                 3239653                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses         3133307                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                    7620699                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                     3191423                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         10724094                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      1856900                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                    24564                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           2528130                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                        686894                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                      671230                       # Number of stores executed (Count)
system.cpu1.numRate                          2.008227                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2695                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         388337                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                    5770369                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     10080404                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              0.925431                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         0.925431                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              1.080577                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         1.080577                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  10722320                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                  5986118                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                    3832993                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                   2886123                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                    3463736                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                   3221280                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                  4217440                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      90                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       1855182                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores       703498                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       530277                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       157609                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                 786581                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted           585792                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            14503                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups              379168                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBUpdates                8539                       # Number of BTB updates (Count)
system.cpu1.branchPred.BTBHits                 376700                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.993491                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  37152                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                16                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          28805                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             26894                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            1911                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted          628                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        1081833                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            14421                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples      4806717                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     2.097149                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.934571                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        2427762     50.51%     50.51% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         701211     14.59%     65.10% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         195486      4.07%     69.16% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         311202      6.47%     75.64% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         150925      3.14%     78.78% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         178826      3.72%     82.50% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          63013      1.31%     83.81% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7          47629      0.99%     84.80% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         730663     15.20%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total      4806717                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted             5770369                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              10080404                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    2336273                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      1702000                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                    660750                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                   3097087                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                    7835048                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                34423                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        33453      0.33%      0.33% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu      5715436     56.70%     57.03% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        34734      0.34%     57.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       778219      7.72%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      1034268     10.26%     87.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       471027      4.67%     91.76% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     10080404                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       730663                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.decode.idleCycles                  748220                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              2563850                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  1299799                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               324713                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 15161                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved              363776                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                  809                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              11355737                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 4082                       # Number of squashed instructions handled by decode (Count)
system.cpu1.fetch.icacheStallCycles            732806                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                       6695371                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                     786581                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches            440746                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                      4154645                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                  31902                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1149                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles         5001                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles        42191                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                   590009                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                 3302                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples           4951743                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.350369                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.362051                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                 3131585     63.24%     63.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                   63761      1.29%     64.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                   90483      1.83%     66.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  122770      2.48%     68.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  160857      3.25%     72.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  107031      2.16%     74.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  129097      2.61%     76.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                   97049      1.96%     78.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 1049110     21.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total             4951743                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.147298                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.253796                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    15161                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   1281471                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                   47050                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              11166423                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                 516                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 1855182                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                 703498                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  232                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     9189                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                   33047                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           366                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect          5585                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        10365                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts               15950                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                10648479                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               10640229                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                  7871136                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 13574157                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.992522                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.579862                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.lsq0.forwLoads                     368138                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 153182                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 116                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                366                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                 69225                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads               64567                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  1199                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           1702000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean             7.217663                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           29.806511                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1629547     95.74%     95.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               12333      0.72%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               21340      1.25%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                1594      0.09%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                 544      0.03%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                 186      0.01%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                 126      0.01%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79                 132      0.01%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89                 175      0.01%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                 223      0.01%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109               383      0.02%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119               514      0.03%     97.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129              1189      0.07%     98.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              2470      0.15%     98.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              3225      0.19%     98.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              3625      0.21%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169              4331      0.25%     98.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179              4196      0.25%     99.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189              3445      0.20%     99.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199              2937      0.17%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209              2443      0.14%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1581      0.09%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229              1144      0.07%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239               666      0.04%     99.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249               486      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259               316      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269               219      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279               239      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289               250      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299               172      0.01%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows            1969      0.12%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            1662                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             1702000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                1853515                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                 671246                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3286                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                      452                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                 590762                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     1258                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 15161                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                  866571                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                1617551                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles          5567                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  1495955                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles               950938                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              11264975                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                 9861                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                630015                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                 79490                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents                174567                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            380                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           18924990                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   35044144                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                11776417                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                  3918184                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             16502711                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 2422279                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                    184                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                170                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  1589601                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        15232649                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       22469681                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                 5770369                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  10080404                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu10.numCycles                         826799                       # Number of cpu cycles simulated (Cycle)
system.cpu10.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu10.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu10.instsAdded                        924126                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu10.nonSpecInstsAdded                    106                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu10.instsIssued                       877251                       # Number of instructions issued (Count)
system.cpu10.squashedInstsIssued                  629                       # Number of squashed instructions issued (Count)
system.cpu10.squashedInstsExamined             151196                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu10.squashedOperandsExamined          275306                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu10.squashedNonSpecRemoved                34                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu10.numIssuedDist::samples            580828                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::mean             1.510346                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::stdev            2.407461                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::0                  376289     64.78%     64.78% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::1                   24411      4.20%     68.99% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::2                   24277      4.18%     73.17% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::3                   29193      5.03%     78.19% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::4                   34405      5.92%     84.12% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::5                   32242      5.55%     89.67% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::6                   21512      3.70%     93.37% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::7                   19187      3.30%     96.68% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::8                   19312      3.32%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu10.numIssuedDist::total              580828                       # Number of insts issued each cycle (Count)
system.cpu10.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntAlu                  3698     62.52%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntMult                    0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IntDiv                     0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatAdd                   0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCmp                   0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatCvt                   0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMult                  0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMultAcc               0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatDiv                   0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMisc                  0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatSqrt                  0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAdd                    0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAddAcc                 0      0.00%     62.52% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAlu                  386      6.53%     69.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCmp                    0      0.00%     69.04% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdCvt                   50      0.85%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMisc                   0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMult                   0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdMultAcc                0      0.00%     69.89% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShift                 52      0.88%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShiftAcc               0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdDiv                    0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSqrt                   0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAdd               0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatAlu               0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCmp               0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatCvt               0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatDiv               0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMisc              0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMult              0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatMultAcc            0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatSqrt              0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAdd              0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceAlu              0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdReduceCmp              0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAes                    0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdAesMix                 0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash               0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha1Hash2              0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash             0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdSha256Hash2            0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma2              0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdShaSigma3              0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::SimdPredAlu                0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::Matrix                     0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixMov                  0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MatrixOP                   0      0.00%     70.77% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemRead                 1005     16.99%     87.76% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::MemWrite                 598     10.11%     97.87% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemRead              66      1.12%     98.99% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::FloatMemWrite             60      1.01%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu10.statIssuedInstType_0::No_OpClass         6849      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntAlu       540661     61.63%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntMult           22      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IntDiv         1830      0.21%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatAdd        57576      6.56%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCmp            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatCvt           32      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMult            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatDiv            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMisc            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatSqrt            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAdd          764      0.09%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAlu        15437      1.76%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCmp            0      0.00%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdCvt         1955      0.22%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMisc         5716      0.65%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMult            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShift          607      0.07%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdDiv            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSqrt            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAdd        34352      3.92%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatCvt         5490      0.63%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMult        20026      2.28%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAes            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdAesMix            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::Matrix            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixMov            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MatrixOP            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemRead       101588     11.58%     90.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::MemWrite        28660      3.27%     93.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemRead        49549      5.65%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::FloatMemWrite         6132      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu10.statIssuedInstType_0::total       877251                       # Number of instructions issued per FU type, per thread (Count)
system.cpu10.issueRate                       1.061021                       # Inst issue rate ((Count/Cycle))
system.cpu10.fuBusy                              5915                       # FU busy when requested (Count)
system.cpu10.fuBusyRate                      0.006743                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu10.intInstQueueReads                1886697                       # Number of integer instruction queue reads (Count)
system.cpu10.intInstQueueWrites                826179                       # Number of integer instruction queue writes (Count)
system.cpu10.intInstQueueWakeupAccesses        638299                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu10.fpInstQueueReads                  455177                       # Number of floating instruction queue reads (Count)
system.cpu10.fpInstQueueWrites                 249435                       # Number of floating instruction queue writes (Count)
system.cpu10.fpInstQueueWakeupAccesses         224707                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu10.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu10.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu10.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu10.intAluAccesses                    648443                       # Number of integer alu accesses (Count)
system.cpu10.fpAluAccesses                     227874                       # Number of floating point alu accesses (Count)
system.cpu10.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu10.numInsts                          870723                       # Number of executed instructions (Count)
system.cpu10.numLoadInsts                      149601                       # Number of load instructions executed (Count)
system.cpu10.numSquashedInsts                    6528                       # Number of squashed instructions skipped in execute (Count)
system.cpu10.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu10.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu10.numRefs                           183869                       # Number of memory reference insts executed (Count)
system.cpu10.numBranches                        46719                       # Number of branches executed (Count)
system.cpu10.numStoreInsts                      34268                       # Number of stores executed (Count)
system.cpu10.numRate                         1.053125                       # Inst execution rate ((Count/Cycle))
system.cpu10.timesIdled                          1496                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu10.idleCycles                        245971                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu10.committedInsts                    463966                       # Number of Instructions Simulated (Count)
system.cpu10.committedOps                      773036                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu10.cpi                             1.782025                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu10.totalCpi                        1.782025                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu10.ipc                             0.561159                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu10.totalIpc                        0.561159                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu10.intRegfileReads                   865604                       # Number of integer regfile reads (Count)
system.cpu10.intRegfileWrites                  536054                       # Number of integer regfile writes (Count)
system.cpu10.fpRegfileReads                    286049                       # Number of floating regfile reads (Count)
system.cpu10.fpRegfileWrites                   212238                       # Number of floating regfile writes (Count)
system.cpu10.ccRegfileReads                    248850                       # number of cc regfile reads (Count)
system.cpu10.ccRegfileWrites                   244025                       # number of cc regfile writes (Count)
system.cpu10.miscRegfileReads                  327252                       # number of misc regfile reads (Count)
system.cpu10.miscRegfileWrites                     18                       # number of misc regfile writes (Count)
system.cpu10.MemDepUnit__0.insertedLoads       152785                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.insertedStores        37222                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__0.conflictingLoads        12669                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__0.conflictingStores          913                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu10.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu10.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu10.branchPred.lookups                 61472                       # Number of BP lookups (Count)
system.cpu10.branchPred.condPredicted           47613                       # Number of conditional branches predicted (Count)
system.cpu10.branchPred.condIncorrect            3606                       # Number of conditional branches incorrect (Count)
system.cpu10.branchPred.BTBLookups              25881                       # Number of BTB lookups (Count)
system.cpu10.branchPred.BTBUpdates               2392                       # Number of BTB updates (Count)
system.cpu10.branchPred.BTBHits                 24024                       # Number of BTB hits (Count)
system.cpu10.branchPred.BTBHitRatio          0.928249                       # BTB Hit Ratio (Ratio)
system.cpu10.branchPred.RASUsed                  3529                       # Number of times the RAS was used to get a target. (Count)
system.cpu10.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu10.branchPred.indirectLookups          2844                       # Number of indirect predictor lookups. (Count)
system.cpu10.branchPred.indirectHits             1811                       # Number of indirect target hits. (Count)
system.cpu10.branchPred.indirectMisses           1033                       # Number of indirect misses. (Count)
system.cpu10.branchPred.indirectMispredicted          368                       # Number of mispredicted indirect branches. (Count)
system.cpu10.commit.commitSquashedInsts        149421                       # The number of squashed insts skipped by commit (Count)
system.cpu10.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu10.commit.branchMispredicts            3514                       # The number of times a branch was mispredicted (Count)
system.cpu10.commit.numCommittedDist::samples       559141                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::mean     1.382542                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::stdev     2.682631                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::0        400631     71.65%     71.65% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::1         32825      5.87%     77.52% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::2         16253      2.91%     80.43% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::3         15304      2.74%     83.17% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::4          8550      1.53%     84.69% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::5         14865      2.66%     87.35% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::6          4761      0.85%     88.20% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::7          2914      0.52%     88.73% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::8         63038     11.27%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu10.commit.numCommittedDist::total       559141                       # Number of insts commited each cycle (Count)
system.cpu10.commit.instsCommitted             463966                       # Number of instructions committed (Count)
system.cpu10.commit.opsCommitted               773036                       # Number of ops (including micro ops) committed (Count)
system.cpu10.commit.memRefs                    160057                       # Number of memory references committed (Count)
system.cpu10.commit.loads                      130777                       # Number of loads committed (Count)
system.cpu10.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu10.commit.membars                        36                       # Number of memory barriers committed (Count)
system.cpu10.commit.branches                    41130                       # Number of branches committed (Count)
system.cpu10.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu10.commit.floating                   215603                       # Number of committed floating point instructions. (Count)
system.cpu10.commit.integer                    608367                       # Number of committed integer instructions. (Count)
system.cpu10.commit.functionCalls                2579                       # Number of function calls committed. (Count)
system.cpu10.commit.committedInstType_0::No_OpClass         4575      0.59%      0.59% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntAlu       471211     60.96%     61.55% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntMult           18      0.00%     61.55% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IntDiv         1601      0.21%     61.76% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatAdd        55144      7.13%     68.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCmp            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatCvt           32      0.00%     68.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMult            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatDiv            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMisc            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatSqrt            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAdd          506      0.07%     68.96% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAlu        13764      1.78%     70.74% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCmp            0      0.00%     70.74% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdCvt         1184      0.15%     70.89% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMisc         5278      0.68%     71.58% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMult            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShift          278      0.04%     71.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdDiv            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSqrt            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAdd        34198      4.42%     76.04% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatCvt         5274      0.68%     76.72% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatDiv            4      0.00%     76.72% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.72% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMult        19912      2.58%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAes            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdAesMix            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::Matrix            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixMov            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MatrixOP            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemRead        85098     11.01%     90.30% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::MemWrite        23492      3.04%     93.34% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemRead        45679      5.91%     99.25% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::FloatMemWrite         5788      0.75%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu10.commit.committedInstType_0::total       773036                       # Class of committed instruction (Count)
system.cpu10.commit.commitEligibleSamples        63038                       # number cycles where commit BW limit reached (Cycle)
system.cpu10.decode.idleCycles                 148452                       # Number of cycles decode is idle (Cycle)
system.cpu10.decode.blockedCycles              288196                       # Number of cycles decode is blocked (Cycle)
system.cpu10.decode.runCycles                  130006                       # Number of cycles decode is running (Cycle)
system.cpu10.decode.unblockCycles               10320                       # Number of cycles decode is unblocking (Cycle)
system.cpu10.decode.squashCycles                 3854                       # Number of cycles decode is squashing (Cycle)
system.cpu10.decode.branchResolved              23271                       # Number of times decode resolved a branch (Count)
system.cpu10.decode.branchMispred                 628                       # Number of times decode detected a branch misprediction (Count)
system.cpu10.decode.decodedInsts               959044                       # Number of instructions handled by decode (Count)
system.cpu10.decode.squashedInsts                3281                       # Number of squashed instructions handled by decode (Count)
system.cpu10.fetch.icacheStallCycles           147318                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu10.fetch.insts                       585900                       # Number of instructions fetch has processed (Count)
system.cpu10.fetch.branches                     61472                       # Number of branches that fetch encountered (Count)
system.cpu10.fetch.predictedBranches            29364                       # Number of branches that fetch has predicted taken (Count)
system.cpu10.fetch.cycles                      390859                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu10.fetch.squashCycles                  8938                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu10.fetch.miscStallCycles                922                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu10.fetch.pendingTrapStallCycles         4920                       # Number of stall cycles due to pending traps (Cycle)
system.cpu10.fetch.icacheWaitRetryStallCycles        32340                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu10.fetch.cacheLines                   60767                       # Number of cache lines fetched (Count)
system.cpu10.fetch.icacheSquashes                1503                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu10.fetch.nisnDist::samples           580828                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::mean            1.716608                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::stdev           3.086336                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::0                 429102     73.88%     73.88% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::1                   6603      1.14%     75.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::2                   4278      0.74%     75.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::3                   9243      1.59%     77.34% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::4                   9351      1.61%     78.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::5                  10640      1.83%     80.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::6                   9234      1.59%     82.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::7                  10858      1.87%     84.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::8                  91519     15.76%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.nisnDist::total             580828                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu10.fetch.branchRate                0.074349                       # Number of branch fetches per cycle (Ratio)
system.cpu10.fetch.rate                      0.708637                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu10.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu10.iew.squashCycles                    3854                       # Number of cycles IEW is squashing (Cycle)
system.cpu10.iew.blockCycles                   162796                       # Number of cycles IEW is blocking (Cycle)
system.cpu10.iew.unblockCycles                   8024                       # Number of cycles IEW is unblocking (Cycle)
system.cpu10.iew.dispatchedInsts               924232                       # Number of instructions dispatched to IQ (Count)
system.cpu10.iew.dispSquashedInsts                305                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu10.iew.dispLoadInsts                 152785                       # Number of dispatched load instructions (Count)
system.cpu10.iew.dispStoreInsts                 37222                       # Number of dispatched store instructions (Count)
system.cpu10.iew.dispNonSpecInsts                  50                       # Number of dispatched non-speculative instructions (Count)
system.cpu10.iew.iqFullEvents                     970                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu10.iew.lsqFullEvents                   6554                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu10.iew.memOrderViolationEvents          201                       # Number of memory order violations (Count)
system.cpu10.iew.predictedTakenIncorrect          936                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu10.iew.predictedNotTakenIncorrect         3073                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu10.iew.branchMispredicts               4009                       # Number of branch mispredicts detected at execute (Count)
system.cpu10.iew.instsToCommit                 865223                       # Cumulative count of insts sent to commit (Count)
system.cpu10.iew.writebackCount                863006                       # Cumulative count of insts written-back (Count)
system.cpu10.iew.producerInst                  669680                       # Number of instructions producing a value (Count)
system.cpu10.iew.consumerInst                 1074028                       # Number of instructions consuming a value (Count)
system.cpu10.iew.wbRate                      1.043792                       # Insts written-back per cycle ((Count/Cycle))
system.cpu10.iew.wbFanout                    0.623522                       # Average fanout of values written-back ((Count/Count))
system.cpu10.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu10.lsq0.forwLoads                     20962                       # Number of loads that had data forwarded from stores (Count)
system.cpu10.lsq0.squashedLoads                 22008                       # Number of loads squashed (Count)
system.cpu10.lsq0.ignoredResponses                 32                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu10.lsq0.memOrderViolation               201                       # Number of memory ordering violations (Count)
system.cpu10.lsq0.squashedStores                 7942                       # Number of stores squashed (Count)
system.cpu10.lsq0.rescheduledLoads                927                       # Number of loads that were rescheduled (Count)
system.cpu10.lsq0.blockedByCache                  760                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu10.lsq0.loadToUse::samples           130777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::mean           17.248721                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::stdev          76.375777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::0-9               123740     94.62%     94.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::10-19                455      0.35%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::20-29                 23      0.02%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::30-39                 18      0.01%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::40-49                 30      0.02%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::50-59                 24      0.02%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::60-69                 32      0.02%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::70-79                 18      0.01%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::80-89                 27      0.02%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::90-99                 23      0.02%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::100-109               24      0.02%     95.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::110-119               29      0.02%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::120-129               28      0.02%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::130-139               77      0.06%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::140-149              162      0.12%     95.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::150-159              294      0.22%     95.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::160-169              322      0.25%     95.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::170-179              308      0.24%     96.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::180-189              399      0.31%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::190-199              330      0.25%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::200-209              348      0.27%     96.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::210-219              359      0.27%     97.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::220-229              394      0.30%     97.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::230-239              292      0.22%     97.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::240-249              227      0.17%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::250-259              224      0.17%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::260-269              210      0.16%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::270-279              177      0.14%     98.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::280-289              152      0.12%     98.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::290-299              129      0.10%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::overflows           1902      1.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::max_value           2791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.lsq0.loadToUse::total             130777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu10.mmu.dtb.rdAccesses                147752                       # TLB accesses on read requests (Count)
system.cpu10.mmu.dtb.wrAccesses                 34276                       # TLB accesses on write requests (Count)
system.cpu10.mmu.dtb.rdMisses                     998                       # TLB misses on read requests (Count)
system.cpu10.mmu.dtb.wrMisses                     173                       # TLB misses on write requests (Count)
system.cpu10.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu10.mmu.itb.wrAccesses                 61313                       # TLB accesses on write requests (Count)
system.cpu10.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu10.mmu.itb.wrMisses                    1022                       # TLB misses on write requests (Count)
system.cpu10.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu10.rename.squashCycles                 3854                       # Number of cycles rename is squashing (Cycle)
system.cpu10.rename.idleCycles                 153585                       # Number of cycles rename is idle (Cycle)
system.cpu10.rename.blockCycles                216951                       # Number of cycles rename is blocking (Cycle)
system.cpu10.rename.serializeStallCycles         2377                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu10.rename.runCycles                  134055                       # Number of cycles rename is running (Cycle)
system.cpu10.rename.unblockCycles               70006                       # Number of cycles rename is unblocking (Cycle)
system.cpu10.rename.renamedInsts               946084                       # Number of instructions processed by rename (Count)
system.cpu10.rename.ROBFullEvents                2905                       # Number of times rename has blocked due to ROB full (Count)
system.cpu10.rename.IQFullEvents                14517                       # Number of times rename has blocked due to IQ full (Count)
system.cpu10.rename.LQFullEvents                 9183                       # Number of times rename has blocked due to LQ full (Count)
system.cpu10.rename.SQFullEvents                45465                       # Number of times rename has blocked due to SQ full (Count)
system.cpu10.rename.renamedOperands           1556839                       # Number of destination operands rename has renamed (Count)
system.cpu10.rename.lookups                   2832574                       # Number of register rename lookups that rename has made (Count)
system.cpu10.rename.intLookups                 987232                       # Number of integer rename lookups (Count)
system.cpu10.rename.fpLookups                  304472                       # Number of floating rename lookups (Count)
system.cpu10.rename.committedMaps             1259383                       # Number of HB maps that are committed (Count)
system.cpu10.rename.undoneMaps                 297456                       # Number of HB maps that are undone due to squashing (Count)
system.cpu10.rename.serializing                    79                       # count of serializing insts renamed (Count)
system.cpu10.rename.tempSerializing                67                       # count of temporary serializing insts renamed (Count)
system.cpu10.rename.skidInsts                   45715                       # count of insts added to the skid buffer (Count)
system.cpu10.rob.reads                        1416311                       # The number of ROB reads (Count)
system.cpu10.rob.writes                       1866691                       # The number of ROB writes (Count)
system.cpu10.thread_0.numInsts                 463966                       # Number of Instructions committed (Count)
system.cpu10.thread_0.numOps                   773036                       # Number of Ops committed (Count)
system.cpu10.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu10.workload.numSyscalls                  42                       # Number of system calls (Count)
system.cpu11.numCycles                         611472                       # Number of cpu cycles simulated (Cycle)
system.cpu11.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu11.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu11.instsAdded                        312100                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu11.nonSpecInstsAdded                     86                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu11.instsIssued                       283632                       # Number of instructions issued (Count)
system.cpu11.squashedInstsIssued                  400                       # Number of squashed instructions issued (Count)
system.cpu11.squashedInstsExamined              91482                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu11.squashedOperandsExamined          176646                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu11.squashedNonSpecRemoved                29                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu11.numIssuedDist::samples            390042                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::mean             0.727183                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::stdev            1.729720                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::0                  312110     80.02%     80.02% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::1                   15147      3.88%     83.90% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::2                   12674      3.25%     87.15% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::3                   13158      3.37%     90.53% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::4                   10995      2.82%     93.34% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::5                    9575      2.45%     95.80% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::6                    6998      1.79%     97.59% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::7                    5260      1.35%     98.94% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::8                    4125      1.06%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu11.numIssuedDist::total              390042                       # Number of insts issued each cycle (Count)
system.cpu11.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntAlu                  2826     56.24%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntMult                    0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IntDiv                     0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatAdd                   0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCmp                   0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatCvt                   0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMult                  0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMultAcc               0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatDiv                   0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMisc                  0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatSqrt                  0      0.00%     56.24% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAdd                    3      0.06%     56.30% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAddAcc                 0      0.00%     56.30% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAlu                   17      0.34%     56.64% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCmp                    0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdCvt                   18      0.36%     57.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMisc                   0      0.00%     57.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMult                   0      0.00%     57.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdMultAcc                0      0.00%     57.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShift                 19      0.38%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShiftAcc               0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdDiv                    0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSqrt                   0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAdd               0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatAlu               0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCmp               0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatCvt               0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatDiv               0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMisc              0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMult              0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatMultAcc            0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatSqrt              0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAdd              0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceAlu              0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdReduceCmp              0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAes                    0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdAesMix                 0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash               0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha1Hash2              0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash             0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdSha256Hash2            0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma2              0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdShaSigma3              0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::SimdPredAlu                0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::Matrix                     0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixMov                  0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MatrixOP                   0      0.00%     57.37% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemRead                 1618     32.20%     89.57% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::MemWrite                 436      8.68%     98.25% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemRead              35      0.70%     98.95% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::FloatMemWrite             53      1.05%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu11.statIssuedInstType_0::No_OpClass         2321      0.82%      0.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntAlu       198591     70.02%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntMult           21      0.01%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IntDiv         1442      0.51%     71.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatAdd         5894      2.08%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCmp            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatCvt           48      0.02%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMult            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatDiv            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMisc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatSqrt            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAdd          442      0.16%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAlu         2624      0.93%     74.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCmp            0      0.00%     74.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdCvt         1156      0.41%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMisc         1624      0.57%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMult            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShift          339      0.12%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdDiv            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSqrt            0      0.00%     75.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAdd         1026      0.36%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatCvt          579      0.20%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMult         1026      0.36%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAes            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdAesMix            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::Matrix            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixMov            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MatrixOP            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemRead        43985     15.51%     92.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::MemWrite        15566      5.49%     97.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemRead         4606      1.62%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::FloatMemWrite         2342      0.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu11.statIssuedInstType_0::total       283632                       # Number of instructions issued per FU type, per thread (Count)
system.cpu11.issueRate                       0.463851                       # Inst issue rate ((Count/Cycle))
system.cpu11.fuBusy                              5025                       # FU busy when requested (Count)
system.cpu11.fuBusyRate                      0.017717                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu11.intInstQueueReads                 918613                       # Number of integer instruction queue reads (Count)
system.cpu11.intInstQueueWrites                374324                       # Number of integer instruction queue writes (Count)
system.cpu11.intInstQueueWakeupAccesses        253532                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu11.fpInstQueueReads                   44118                       # Number of floating instruction queue reads (Count)
system.cpu11.fpInstQueueWrites                  29468                       # Number of floating instruction queue writes (Count)
system.cpu11.fpInstQueueWakeupAccesses          21376                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu11.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu11.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu11.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu11.intAluAccesses                    264225                       # Number of integer alu accesses (Count)
system.cpu11.fpAluAccesses                      22111                       # Number of floating point alu accesses (Count)
system.cpu11.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu11.numInsts                          280173                       # Number of executed instructions (Count)
system.cpu11.numLoadInsts                       47747                       # Number of load instructions executed (Count)
system.cpu11.numSquashedInsts                    3459                       # Number of squashed instructions skipped in execute (Count)
system.cpu11.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu11.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu11.numRefs                            65375                       # Number of memory reference insts executed (Count)
system.cpu11.numBranches                        22706                       # Number of branches executed (Count)
system.cpu11.numStoreInsts                      17628                       # Number of stores executed (Count)
system.cpu11.numRate                         0.458194                       # Inst execution rate ((Count/Cycle))
system.cpu11.timesIdled                          1330                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu11.idleCycles                        221430                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu11.committedInsts                    126055                       # Number of Instructions Simulated (Count)
system.cpu11.committedOps                      220704                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu11.cpi                             4.850835                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu11.totalCpi                        4.850835                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu11.ipc                             0.206150                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu11.totalIpc                        0.206150                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu11.intRegfileReads                   332533                       # Number of integer regfile reads (Count)
system.cpu11.intRegfileWrites                  199963                       # Number of integer regfile writes (Count)
system.cpu11.fpRegfileReads                     22679                       # Number of floating regfile reads (Count)
system.cpu11.fpRegfileWrites                    18506                       # Number of floating regfile writes (Count)
system.cpu11.ccRegfileReads                    128080                       # number of cc regfile reads (Count)
system.cpu11.ccRegfileWrites                   100967                       # number of cc regfile writes (Count)
system.cpu11.miscRegfileReads                  115443                       # number of misc regfile reads (Count)
system.cpu11.miscRegfileWrites                     27                       # number of misc regfile writes (Count)
system.cpu11.MemDepUnit__0.insertedLoads        49226                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.insertedStores        19653                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__0.conflictingLoads         6570                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__0.conflictingStores         1593                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu11.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu11.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu11.branchPred.lookups                 32654                       # Number of BP lookups (Count)
system.cpu11.branchPred.condPredicted           27441                       # Number of conditional branches predicted (Count)
system.cpu11.branchPred.condIncorrect            2447                       # Number of conditional branches incorrect (Count)
system.cpu11.branchPred.BTBLookups              14284                       # Number of BTB lookups (Count)
system.cpu11.branchPred.BTBUpdates               1816                       # Number of BTB updates (Count)
system.cpu11.branchPred.BTBHits                 12618                       # Number of BTB hits (Count)
system.cpu11.branchPred.BTBHitRatio          0.883366                       # BTB Hit Ratio (Ratio)
system.cpu11.branchPred.RASUsed                  1337                       # Number of times the RAS was used to get a target. (Count)
system.cpu11.branchPred.RASIncorrect                6                       # Number of incorrect RAS predictions. (Count)
system.cpu11.branchPred.indirectLookups           821                       # Number of indirect predictor lookups. (Count)
system.cpu11.branchPred.indirectHits              113                       # Number of indirect target hits. (Count)
system.cpu11.branchPred.indirectMisses            708                       # Number of indirect misses. (Count)
system.cpu11.branchPred.indirectMispredicted          245                       # Number of mispredicted indirect branches. (Count)
system.cpu11.commit.commitSquashedInsts         90671                       # The number of squashed insts skipped by commit (Count)
system.cpu11.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu11.commit.branchMispredicts            2269                       # The number of times a branch was mispredicted (Count)
system.cpu11.commit.numCommittedDist::samples       376679                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::mean     0.585921                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::stdev     1.789830                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::0        323931     86.00%     86.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::1         12259      3.25%     89.25% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::2          7835      2.08%     91.33% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::3          8456      2.24%     93.58% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::4          3209      0.85%     94.43% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::5          3285      0.87%     95.30% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::6          1031      0.27%     95.57% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::7          1424      0.38%     95.95% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::8         15249      4.05%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu11.commit.numCommittedDist::total       376679                       # Number of insts commited each cycle (Count)
system.cpu11.commit.instsCommitted             126055                       # Number of instructions committed (Count)
system.cpu11.commit.opsCommitted               220704                       # Number of ops (including micro ops) committed (Count)
system.cpu11.commit.memRefs                     50550                       # Number of memory references committed (Count)
system.cpu11.commit.loads                       36506                       # Number of loads committed (Count)
system.cpu11.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu11.commit.membars                        20                       # Number of memory barriers committed (Count)
system.cpu11.commit.branches                    19223                       # Number of branches committed (Count)
system.cpu11.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu11.commit.floating                    18652                       # Number of committed floating point instructions. (Count)
system.cpu11.commit.integer                    207144                       # Number of committed integer instructions. (Count)
system.cpu11.commit.functionCalls                 743                       # Number of function calls committed. (Count)
system.cpu11.commit.committedInstType_0::No_OpClass          981      0.44%      0.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntAlu       155039     70.25%     70.69% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntMult           15      0.01%     70.70% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IntDiv         1313      0.59%     71.29% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatAdd         5534      2.51%     73.80% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCmp            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatCvt           48      0.02%     73.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMult            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatDiv            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMisc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAdd          326      0.15%     73.97% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAlu         2016      0.91%     74.88% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCmp            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdCvt          762      0.35%     75.23% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMisc         1351      0.61%     75.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMult            0      0.00%     75.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.84% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShift          145      0.07%     75.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdDiv            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSqrt            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAdd         1024      0.46%     76.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.37% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatCvt          576      0.26%     76.63% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.63% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMult         1024      0.46%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAes            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdAesMix            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::Matrix            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixMov            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MatrixOP            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemRead        32915     14.91%     92.01% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::MemWrite        11977      5.43%     97.44% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemRead         3591      1.63%     99.06% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::FloatMemWrite         2067      0.94%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu11.commit.committedInstType_0::total       220704                       # Class of committed instruction (Count)
system.cpu11.commit.commitEligibleSamples        15249                       # number cycles where commit BW limit reached (Cycle)
system.cpu11.decode.idleCycles                 102719                       # Number of cycles decode is idle (Cycle)
system.cpu11.decode.blockedCycles              235561                       # Number of cycles decode is blocked (Cycle)
system.cpu11.decode.runCycles                   42049                       # Number of cycles decode is running (Cycle)
system.cpu11.decode.unblockCycles                7213                       # Number of cycles decode is unblocking (Cycle)
system.cpu11.decode.squashCycles                 2500                       # Number of cycles decode is squashing (Cycle)
system.cpu11.decode.branchResolved              12184                       # Number of times decode resolved a branch (Count)
system.cpu11.decode.branchMispred                 531                       # Number of times decode detected a branch misprediction (Count)
system.cpu11.decode.decodedInsts               332047                       # Number of instructions handled by decode (Count)
system.cpu11.decode.squashedInsts                2768                       # Number of squashed instructions handled by decode (Count)
system.cpu11.fetch.icacheStallCycles            99545                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu11.fetch.insts                       199621                       # Number of instructions fetch has processed (Count)
system.cpu11.fetch.branches                     32654                       # Number of branches that fetch encountered (Count)
system.cpu11.fetch.predictedBranches            14068                       # Number of branches that fetch has predicted taken (Count)
system.cpu11.fetch.cycles                      249655                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu11.fetch.squashCycles                  6040                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu11.fetch.miscStallCycles                465                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu11.fetch.pendingTrapStallCycles         2361                       # Number of stall cycles due to pending traps (Cycle)
system.cpu11.fetch.icacheWaitRetryStallCycles        34996                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu11.fetch.cacheLines                   21906                       # Number of cache lines fetched (Count)
system.cpu11.fetch.icacheSquashes                1200                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu11.fetch.nisnDist::samples           390042                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::mean            0.916681                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::stdev           2.392097                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::0                 333395     85.48%     85.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::1                   3241      0.83%     86.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::2                   2578      0.66%     86.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::3                   3157      0.81%     87.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::4                   5190      1.33%     89.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::5                   3749      0.96%     90.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::6                   3657      0.94%     91.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::7                   2371      0.61%     91.62% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::8                  32704      8.38%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.nisnDist::total             390042                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu11.fetch.branchRate                0.053402                       # Number of branch fetches per cycle (Ratio)
system.cpu11.fetch.rate                      0.326460                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu11.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu11.iew.squashCycles                    2500                       # Number of cycles IEW is squashing (Cycle)
system.cpu11.iew.blockCycles                   134261                       # Number of cycles IEW is blocking (Cycle)
system.cpu11.iew.unblockCycles                   6578                       # Number of cycles IEW is unblocking (Cycle)
system.cpu11.iew.dispatchedInsts               312186                       # Number of instructions dispatched to IQ (Count)
system.cpu11.iew.dispSquashedInsts                296                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu11.iew.dispLoadInsts                  49226                       # Number of dispatched load instructions (Count)
system.cpu11.iew.dispStoreInsts                 19653                       # Number of dispatched store instructions (Count)
system.cpu11.iew.dispNonSpecInsts                  48                       # Number of dispatched non-speculative instructions (Count)
system.cpu11.iew.iqFullEvents                     762                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu11.iew.lsqFullEvents                   5424                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu11.iew.memOrderViolationEvents          131                       # Number of memory order violations (Count)
system.cpu11.iew.predictedTakenIncorrect          433                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu11.iew.predictedNotTakenIncorrect         2173                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu11.iew.branchMispredicts               2606                       # Number of branch mispredicts detected at execute (Count)
system.cpu11.iew.instsToCommit                 276548                       # Cumulative count of insts sent to commit (Count)
system.cpu11.iew.writebackCount                274908                       # Cumulative count of insts written-back (Count)
system.cpu11.iew.producerInst                  207135                       # Number of instructions producing a value (Count)
system.cpu11.iew.consumerInst                  341376                       # Number of instructions consuming a value (Count)
system.cpu11.iew.wbRate                      0.449584                       # Insts written-back per cycle ((Count/Cycle))
system.cpu11.iew.wbFanout                    0.606765                       # Average fanout of values written-back ((Count/Count))
system.cpu11.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu11.lsq0.forwLoads                      8002                       # Number of loads that had data forwarded from stores (Count)
system.cpu11.lsq0.squashedLoads                 12720                       # Number of loads squashed (Count)
system.cpu11.lsq0.ignoredResponses                 13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu11.lsq0.memOrderViolation               131                       # Number of memory ordering violations (Count)
system.cpu11.lsq0.squashedStores                 5609                       # Number of stores squashed (Count)
system.cpu11.lsq0.rescheduledLoads                  1                       # Number of loads that were rescheduled (Count)
system.cpu11.lsq0.blockedByCache                  685                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu11.lsq0.loadToUse::samples            36506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::mean           52.405413                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::stdev         147.776947                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::0-9                30683     84.05%     84.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::10-19                 11      0.03%     84.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::20-29                 15      0.04%     84.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::30-39                 14      0.04%     84.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::40-49                 12      0.03%     84.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::50-59                 20      0.05%     84.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::60-69                 12      0.03%     84.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::70-79                  9      0.02%     84.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::80-89                 12      0.03%     84.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::90-99                 14      0.04%     84.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::100-109               11      0.03%     84.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::110-119                8      0.02%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::120-129               16      0.04%     84.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::130-139               26      0.07%     84.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::140-149               97      0.27%     84.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::150-159              196      0.54%     85.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::160-169              319      0.87%     86.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::170-179              308      0.84%     87.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::180-189              364      1.00%     88.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::190-199              329      0.90%     88.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::200-209              335      0.92%     89.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::210-219              337      0.92%     90.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::220-229              261      0.71%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::230-239              241      0.66%     92.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::240-249              249      0.68%     92.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::250-259              199      0.55%     93.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::260-269              154      0.42%     93.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::270-279              115      0.32%     94.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::280-289              132      0.36%     94.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::290-299              101      0.28%     94.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::overflows           1906      5.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::max_value           2159                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.lsq0.loadToUse::total              36506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu11.mmu.dtb.rdAccesses                 45580                       # TLB accesses on read requests (Count)
system.cpu11.mmu.dtb.wrAccesses                 17633                       # TLB accesses on write requests (Count)
system.cpu11.mmu.dtb.rdMisses                     885                       # TLB misses on read requests (Count)
system.cpu11.mmu.dtb.wrMisses                     173                       # TLB misses on write requests (Count)
system.cpu11.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu11.mmu.itb.wrAccesses                 22269                       # TLB accesses on write requests (Count)
system.cpu11.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu11.mmu.itb.wrMisses                     690                       # TLB misses on write requests (Count)
system.cpu11.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu11.rename.squashCycles                 2500                       # Number of cycles rename is squashing (Cycle)
system.cpu11.rename.idleCycles                 106410                       # Number of cycles rename is idle (Cycle)
system.cpu11.rename.blockCycles                177645                       # Number of cycles rename is blocking (Cycle)
system.cpu11.rename.serializeStallCycles         3183                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu11.rename.runCycles                   44915                       # Number of cycles rename is running (Cycle)
system.cpu11.rename.unblockCycles               55389                       # Number of cycles rename is unblocking (Cycle)
system.cpu11.rename.renamedInsts               324458                       # Number of instructions processed by rename (Count)
system.cpu11.rename.ROBFullEvents                1603                       # Number of times rename has blocked due to ROB full (Count)
system.cpu11.rename.IQFullEvents                10789                       # Number of times rename has blocked due to IQ full (Count)
system.cpu11.rename.LQFullEvents                 4181                       # Number of times rename has blocked due to LQ full (Count)
system.cpu11.rename.SQFullEvents                39621                       # Number of times rename has blocked due to SQ full (Count)
system.cpu11.rename.renamedOperands            598215                       # Number of destination operands rename has renamed (Count)
system.cpu11.rename.lookups                   1113145                       # Number of register rename lookups that rename has made (Count)
system.cpu11.rename.intLookups                 409403                       # Number of integer rename lookups (Count)
system.cpu11.rename.fpLookups                   28659                       # Number of floating rename lookups (Count)
system.cpu11.rename.committedMaps              411710                       # Number of HB maps that are committed (Count)
system.cpu11.rename.undoneMaps                 186505                       # Number of HB maps that are undone due to squashing (Count)
system.cpu11.rename.serializing                    88                       # count of serializing insts renamed (Count)
system.cpu11.rename.tempSerializing                74                       # count of temporary serializing insts renamed (Count)
system.cpu11.rename.skidInsts                   34692                       # count of insts added to the skid buffer (Count)
system.cpu11.rob.reads                         671245                       # The number of ROB reads (Count)
system.cpu11.rob.writes                        636177                       # The number of ROB writes (Count)
system.cpu11.thread_0.numInsts                 126055                       # Number of Instructions committed (Count)
system.cpu11.thread_0.numOps                   220704                       # Number of Ops committed (Count)
system.cpu11.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu11.workload.numSyscalls                  33                       # Number of system calls (Count)
system.cpu12.numCycles                      127862383                       # Number of cpu cycles simulated (Cycle)
system.cpu12.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu12.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu12.instsAdded                     161069353                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu12.nonSpecInstsAdded                    891                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu12.instsIssued                    154031962                       # Number of instructions issued (Count)
system.cpu12.squashedInstsIssued                  707                       # Number of squashed instructions issued (Count)
system.cpu12.squashedInstsExamined           42424759                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu12.squashedOperandsExamined        29564262                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu12.squashedNonSpecRemoved               123                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu12.numIssuedDist::samples         126930549                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::mean             1.213514                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::stdev            2.113237                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::0                84435367     66.52%     66.52% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::1                 8849926      6.97%     73.49% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::2                 7245349      5.71%     79.20% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::3                 6289572      4.96%     84.16% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::4                 5800481      4.57%     88.73% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::5                 5085969      4.01%     92.73% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::6                 4021394      3.17%     95.90% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::7                 2557439      2.01%     97.92% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::8                 2645052      2.08%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu12.numIssuedDist::total           126930549                       # Number of insts issued each cycle (Count)
system.cpu12.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntAlu                328016     23.98%     23.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntMult                    0      0.00%     23.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IntDiv                     0      0.00%     23.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatAdd                  10      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCmp                   0      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatCvt                   0      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMult                  0      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMultAcc               0      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatDiv                   0      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMisc                  0      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatSqrt                  0      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAdd                    1      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAddAcc                 0      0.00%     23.99% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAlu                48627      3.56%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCmp                    0      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdCvt                   17      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMisc                   0      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMult                   0      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdMultAcc                0      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShift                 15      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShiftAcc               0      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdDiv                    0      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSqrt                   0      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAdd              21      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatAlu               0      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCmp               0      0.00%     27.54% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatCvt              19      0.00%     27.55% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatDiv               0      0.00%     27.55% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMisc              0      0.00%     27.55% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMult          27961      2.04%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatMultAcc            0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatSqrt              0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAdd              0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceAlu              0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdReduceCmp              0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceAdd            0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdFloatReduceCmp            0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAes                    0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdAesMix                 0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash               0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha1Hash2              0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash             0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdSha256Hash2            0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma2              0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdShaSigma3              0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::SimdPredAlu                0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::Matrix                     0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixMov                  0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MatrixOP                   0      0.00%     29.59% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemRead               805037     58.86%     88.45% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::MemWrite                2023      0.15%     88.60% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemRead          155612     11.38%     99.98% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::FloatMemWrite            260      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu12.statIssuedInstType_0::No_OpClass         7885      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntAlu     82036723     53.26%     53.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntMult          605      0.00%     53.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IntDiv         1568      0.00%     53.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatAdd     18820445     12.22%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCmp            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatCvt           32      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMult            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatDiv            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMisc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatSqrt            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAdd          450      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAlu      4708728      3.06%     68.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCmp            0      0.00%     68.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdCvt         2041      0.00%     68.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMisc         3241      0.00%     68.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMult            0      0.00%     68.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShift          422      0.00%     68.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdDiv            0      0.00%     68.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSqrt            0      0.00%     68.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAdd      3849001      2.50%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatCvt      3701954      2.40%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatDiv       544790      0.35%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMult      3387963      2.20%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAes            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdAesMix            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::Matrix            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixMov            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MatrixOP            0      0.00%     76.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemRead     21337583     13.85%     89.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::MemWrite      1733217      1.13%     90.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemRead     11594394      7.53%     98.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::FloatMemWrite      2300920      1.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu12.statIssuedInstType_0::total    154031962                       # Number of instructions issued per FU type, per thread (Count)
system.cpu12.issueRate                       1.204670                       # Inst issue rate ((Count/Cycle))
system.cpu12.fuBusy                           1367619                       # FU busy when requested (Count)
system.cpu12.fuBusyRate                      0.008879                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu12.intInstQueueReads              329622385                       # Number of integer instruction queue reads (Count)
system.cpu12.intInstQueueWrites             131014072                       # Number of integer instruction queue writes (Count)
system.cpu12.intInstQueueWakeupAccesses     100571456                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu12.fpInstQueueReads               106740414                       # Number of floating instruction queue reads (Count)
system.cpu12.fpInstQueueWrites               72483254                       # Number of floating instruction queue writes (Count)
system.cpu12.fpInstQueueWakeupAccesses       51948362                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu12.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu12.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu12.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu12.intAluAccesses                 101905199                       # Number of integer alu accesses (Count)
system.cpu12.fpAluAccesses                   53486497                       # Number of floating point alu accesses (Count)
system.cpu12.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu12.numInsts                       154000003                       # Number of executed instructions (Count)
system.cpu12.numLoadInsts                    32923630                       # Number of load instructions executed (Count)
system.cpu12.numSquashedInsts                   31959                       # Number of squashed instructions skipped in execute (Count)
system.cpu12.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu12.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu12.numRefs                         36957117                       # Number of memory reference insts executed (Count)
system.cpu12.numBranches                      1841573                       # Number of branches executed (Count)
system.cpu12.numStoreInsts                    4033487                       # Number of stores executed (Count)
system.cpu12.numRate                         1.204420                       # Inst execution rate ((Count/Cycle))
system.cpu12.timesIdled                         11732                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu12.idleCycles                        931834                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu12.committedInsts                  80717107                       # Number of Instructions Simulated (Count)
system.cpu12.committedOps                   118645479                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu12.cpi                             1.584080                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu12.totalCpi                        1.584080                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu12.ipc                             0.631281                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu12.totalIpc                        0.631281                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu12.intRegfileReads                151916373                       # Number of integer regfile reads (Count)
system.cpu12.intRegfileWrites                95393890                       # Number of integer regfile writes (Count)
system.cpu12.fpRegfileReads                  51158765                       # Number of floating regfile reads (Count)
system.cpu12.fpRegfileWrites                 49670785                       # Number of floating regfile writes (Count)
system.cpu12.ccRegfileReads                  18077686                       # number of cc regfile reads (Count)
system.cpu12.ccRegfileWrites                 50169201                       # number of cc regfile writes (Count)
system.cpu12.miscRegfileReads                51900786                       # number of misc regfile reads (Count)
system.cpu12.miscRegfileWrites                     18                       # number of misc regfile writes (Count)
system.cpu12.MemDepUnit__0.insertedLoads     33315495                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.insertedStores      4626575                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__0.conflictingLoads      6544159                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__0.conflictingStores       695522                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu12.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu12.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu12.branchPred.lookups               2000515                       # Number of BP lookups (Count)
system.cpu12.branchPred.condPredicted         1886274                       # Number of conditional branches predicted (Count)
system.cpu12.branchPred.condIncorrect           15526                       # Number of conditional branches incorrect (Count)
system.cpu12.branchPred.BTBLookups            1855615                       # Number of BTB lookups (Count)
system.cpu12.branchPred.BTBUpdates               3352                       # Number of BTB updates (Count)
system.cpu12.branchPred.BTBHits               1852961                       # Number of BTB hits (Count)
system.cpu12.branchPred.BTBHitRatio          0.998570                       # BTB Hit Ratio (Ratio)
system.cpu12.branchPred.RASUsed                  4677                       # Number of times the RAS was used to get a target. (Count)
system.cpu12.branchPred.RASIncorrect                3                       # Number of incorrect RAS predictions. (Count)
system.cpu12.branchPred.indirectLookups          2607                       # Number of indirect predictor lookups. (Count)
system.cpu12.branchPred.indirectHits             1329                       # Number of indirect target hits. (Count)
system.cpu12.branchPred.indirectMisses           1278                       # Number of indirect misses. (Count)
system.cpu12.branchPred.indirectMispredicted          348                       # Number of mispredicted indirect branches. (Count)
system.cpu12.commit.commitSquashedInsts      42423642                       # The number of squashed insts skipped by commit (Count)
system.cpu12.commit.commitNonSpecStalls           768                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu12.commit.branchMispredicts           15401                       # The number of times a branch was mispredicted (Count)
system.cpu12.commit.numCommittedDist::samples    121507816                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::mean     0.976443                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::stdev     2.488876                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::0     101619226     83.63%     83.63% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::1       3716244      3.06%     86.69% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::2        721987      0.59%     87.28% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::3        423675      0.35%     87.63% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::4        627052      0.52%     88.15% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::5       1240540      1.02%     89.17% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::6        713367      0.59%     89.76% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::7        342674      0.28%     90.04% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::8      12103051      9.96%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu12.commit.numCommittedDist::total    121507816                       # Number of insts commited each cycle (Count)
system.cpu12.commit.instsCommitted           80717107                       # Number of instructions committed (Count)
system.cpu12.commit.opsCommitted            118645479                       # Number of ops (including micro ops) committed (Count)
system.cpu12.commit.memRefs                  28421351                       # Number of memory references committed (Count)
system.cpu12.commit.loads                    24801566                       # Number of loads committed (Count)
system.cpu12.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu12.commit.membars                       500                       # Number of memory barriers committed (Count)
system.cpu12.commit.branches                  1569535                       # Number of branches committed (Count)
system.cpu12.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu12.commit.floating                 43491944                       # Number of committed floating point instructions. (Count)
system.cpu12.commit.integer                  86151747                       # Number of committed integer instructions. (Count)
system.cpu12.commit.functionCalls                3672                       # Number of function calls committed. (Count)
system.cpu12.commit.committedInstType_0::No_OpClass         4897      0.00%      0.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntAlu     61349801     51.71%     51.71% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntMult          591      0.00%     51.71% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IntDiv         1429      0.00%     51.71% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatAdd     13594780     11.46%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCmp            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatCvt           32      0.00%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMult            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatDiv            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMisc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatSqrt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAdd          350      0.00%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAlu      4103934      3.46%     66.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCmp            0      0.00%     66.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdCvt         1672      0.00%     66.63% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMisc         2990      0.00%     66.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMult            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShift          164      0.00%     66.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdDiv            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSqrt            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAdd      3703936      3.12%     69.76% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatCvt      3605595      3.04%     72.80% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatDiv       519938      0.44%     73.24% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMult      3334019      2.81%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAes            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdAesMix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::Matrix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixMov            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MatrixOP            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemRead     15955648     13.45%     89.49% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::MemWrite      1461725      1.23%     90.73% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemRead      8845918      7.46%     98.18% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::FloatMemWrite      2158060      1.82%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu12.commit.committedInstType_0::total    118645479                       # Class of committed instruction (Count)
system.cpu12.commit.commitEligibleSamples     12103051                       # number cycles where commit BW limit reached (Cycle)
system.cpu12.decode.idleCycles                7797634                       # Number of cycles decode is idle (Cycle)
system.cpu12.decode.blockedCycles            96149193                       # Number of cycles decode is blocked (Cycle)
system.cpu12.decode.runCycles                19051610                       # Number of cycles decode is running (Cycle)
system.cpu12.decode.unblockCycles             3650879                       # Number of cycles decode is unblocking (Cycle)
system.cpu12.decode.squashCycles               281233                       # Number of cycles decode is squashing (Cycle)
system.cpu12.decode.branchResolved            1739248                       # Number of times decode resolved a branch (Count)
system.cpu12.decode.branchMispred                 904                       # Number of times decode detected a branch misprediction (Count)
system.cpu12.decode.decodedInsts            164362040                       # Number of instructions handled by decode (Count)
system.cpu12.decode.squashedInsts                4406                       # Number of squashed instructions handled by decode (Count)
system.cpu12.fetch.icacheStallCycles         12342389                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu12.fetch.insts                    121123735                       # Number of instructions fetch has processed (Count)
system.cpu12.fetch.branches                   2000515                       # Number of branches that fetch encountered (Count)
system.cpu12.fetch.predictedBranches          1858967                       # Number of branches that fetch has predicted taken (Count)
system.cpu12.fetch.cycles                   114264381                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu12.fetch.squashCycles                564254                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu12.fetch.miscStallCycles               1040                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu12.fetch.pendingTrapStallCycles         5423                       # Number of stall cycles due to pending traps (Cycle)
system.cpu12.fetch.icacheWaitRetryStallCycles        35189                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu12.fetch.cacheLines                10476252                       # Number of cache lines fetched (Count)
system.cpu12.fetch.icacheSquashes                9871                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu12.fetch.nisnDist::samples        126930549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::mean            1.392826                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::stdev           2.857627                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::0               99057798     78.04%     78.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::1                1930061      1.52%     79.56% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::2                1591116      1.25%     80.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::3                1906748      1.50%     82.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::4                 965143      0.76%     83.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::5                1621031      1.28%     84.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::6                1756165      1.38%     85.74% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::7                1363006      1.07%     86.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::8               16739481     13.19%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.nisnDist::total          126930549                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu12.fetch.branchRate                0.015646                       # Number of branch fetches per cycle (Ratio)
system.cpu12.fetch.rate                      0.947298                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu12.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu12.iew.squashCycles                  281233                       # Number of cycles IEW is squashing (Cycle)
system.cpu12.iew.blockCycles                  9767165                       # Number of cycles IEW is blocking (Cycle)
system.cpu12.iew.unblockCycles               13317168                       # Number of cycles IEW is unblocking (Cycle)
system.cpu12.iew.dispatchedInsts            161070244                       # Number of instructions dispatched to IQ (Count)
system.cpu12.iew.dispSquashedInsts                903                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu12.iew.dispLoadInsts               33315495                       # Number of dispatched load instructions (Count)
system.cpu12.iew.dispStoreInsts               4626575                       # Number of dispatched store instructions (Count)
system.cpu12.iew.dispNonSpecInsts                 312                       # Number of dispatched non-speculative instructions (Count)
system.cpu12.iew.iqFullEvents                   99068                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu12.iew.lsqFullEvents               13067032                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu12.iew.memOrderViolationEvents         2498                       # Number of memory order violations (Count)
system.cpu12.iew.predictedTakenIncorrect        11947                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu12.iew.predictedNotTakenIncorrect         4068                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu12.iew.branchMispredicts              16015                       # Number of branch mispredicts detected at execute (Count)
system.cpu12.iew.instsToCommit              153577177                       # Cumulative count of insts sent to commit (Count)
system.cpu12.iew.writebackCount             152519818                       # Cumulative count of insts written-back (Count)
system.cpu12.iew.producerInst               123118012                       # Number of instructions producing a value (Count)
system.cpu12.iew.consumerInst               182356528                       # Number of instructions consuming a value (Count)
system.cpu12.iew.wbRate                      1.192844                       # Insts written-back per cycle ((Count/Cycle))
system.cpu12.iew.wbFanout                    0.675150                       # Average fanout of values written-back ((Count/Count))
system.cpu12.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu12.lsq0.forwLoads                   8212063                       # Number of loads that had data forwarded from stores (Count)
system.cpu12.lsq0.squashedLoads               8513929                       # Number of loads squashed (Count)
system.cpu12.lsq0.ignoredResponses                467                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu12.lsq0.memOrderViolation              2498                       # Number of memory ordering violations (Count)
system.cpu12.lsq0.squashedStores              1006790                       # Number of stores squashed (Count)
system.cpu12.lsq0.rescheduledLoads             310291                       # Number of loads that were rescheduled (Count)
system.cpu12.lsq0.blockedByCache                  906                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu12.lsq0.loadToUse::samples         24801566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::mean           11.117817                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::stdev          66.496291                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::0-9             22837046     92.08%     92.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::10-19               6892      0.03%     92.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::20-29              10688      0.04%     92.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::30-39             346781      1.40%     93.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::40-49             397875      1.60%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::50-59             302158      1.22%     96.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::60-69             201143      0.81%     97.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::70-79             135403      0.55%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::80-89              84945      0.34%     98.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::90-99              52648      0.21%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::100-109            35673      0.14%     98.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::110-119            25292      0.10%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::120-129            18030      0.07%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::130-139            18400      0.07%     98.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::140-149            33342      0.13%     98.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::150-159            41760      0.17%     98.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::160-169            35331      0.14%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::170-179            30434      0.12%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::180-189            22404      0.09%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::190-199            14149      0.06%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::200-209             9167      0.04%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::210-219             5876      0.02%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::220-229             3627      0.01%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::230-239             2816      0.01%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::240-249             2576      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::250-259             2791      0.01%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::260-269             3005      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::270-279             3298      0.01%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::280-289             3370      0.01%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::290-299             3892      0.02%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::overflows         110754      0.45%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::max_value           2922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.lsq0.loadToUse::total           24801566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu12.mmu.dtb.rdAccesses              32921138                       # TLB accesses on read requests (Count)
system.cpu12.mmu.dtb.wrAccesses               4033493                       # TLB accesses on write requests (Count)
system.cpu12.mmu.dtb.rdMisses                    1975                       # TLB misses on read requests (Count)
system.cpu12.mmu.dtb.wrMisses                    1796                       # TLB misses on write requests (Count)
system.cpu12.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu12.mmu.itb.wrAccesses              10477094                       # TLB accesses on write requests (Count)
system.cpu12.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu12.mmu.itb.wrMisses                    1246                       # TLB misses on write requests (Count)
system.cpu12.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu12.rename.squashCycles               281233                       # Number of cycles rename is squashing (Cycle)
system.cpu12.rename.idleCycles                9298101                       # Number of cycles rename is idle (Cycle)
system.cpu12.rename.blockCycles              24297231                       # Number of cycles rename is blocking (Cycle)
system.cpu12.rename.serializeStallCycles         2411                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu12.rename.runCycles                21056145                       # Number of cycles rename is running (Cycle)
system.cpu12.rename.unblockCycles            71995428                       # Number of cycles rename is unblocking (Cycle)
system.cpu12.rename.renamedInsts            161568987                       # Number of instructions processed by rename (Count)
system.cpu12.rename.ROBFullEvents               65460                       # Number of times rename has blocked due to ROB full (Count)
system.cpu12.rename.IQFullEvents              1773359                       # Number of times rename has blocked due to IQ full (Count)
system.cpu12.rename.LQFullEvents             65688261                       # Number of times rename has blocked due to LQ full (Count)
system.cpu12.rename.SQFullEvents              4241168                       # Number of times rename has blocked due to SQ full (Count)
system.cpu12.rename.renamedOperands         287097816                       # Number of destination operands rename has renamed (Count)
system.cpu12.rename.lookups                 459532880                       # Number of register rename lookups that rename has made (Count)
system.cpu12.rename.intLookups              159066179                       # Number of integer rename lookups (Count)
system.cpu12.rename.fpLookups                61526900                       # Number of floating rename lookups (Count)
system.cpu12.rename.committedMaps           209335450                       # Number of HB maps that are committed (Count)
system.cpu12.rename.undoneMaps               77762331                       # Number of HB maps that are undone due to squashing (Count)
system.cpu12.rename.serializing                    79                       # count of serializing insts renamed (Count)
system.cpu12.rename.tempSerializing                65                       # count of temporary serializing insts renamed (Count)
system.cpu12.rename.skidInsts                20910336                       # count of insts added to the skid buffer (Count)
system.cpu12.rob.reads                      267045513                       # The number of ROB reads (Count)
system.cpu12.rob.writes                     327561119                       # The number of ROB writes (Count)
system.cpu12.thread_0.numInsts               80717107                       # Number of Instructions committed (Count)
system.cpu12.thread_0.numOps                118645479                       # Number of Ops committed (Count)
system.cpu12.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu12.workload.numSyscalls                  42                       # Number of system calls (Count)
system.cpu13.numCycles                        5592988                       # Number of cpu cycles simulated (Cycle)
system.cpu13.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu13.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu13.instsAdded                      11168923                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu13.nonSpecInstsAdded                    450                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu13.instsIssued                     10750306                       # Number of instructions issued (Count)
system.cpu13.squashedInstsIssued                 1696                       # Number of squashed instructions issued (Count)
system.cpu13.squashedInstsExamined            1088969                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu13.squashedOperandsExamined         2679956                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu13.squashedNonSpecRemoved               180                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu13.numIssuedDist::samples           5207312                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::mean             2.064464                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::stdev            2.456750                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::0                 2304206     44.25%     44.25% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::1                  574056     11.02%     55.27% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::2                  467488      8.98%     64.25% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::3                  450801      8.66%     72.91% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::4                  448200      8.61%     81.52% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::5                  321976      6.18%     87.70% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::6                  240518      4.62%     92.32% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::7                  157453      3.02%     95.34% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::8                  242614      4.66%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu13.numIssuedDist::total             5207312                       # Number of insts issued each cycle (Count)
system.cpu13.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntAlu                 40877     40.14%     40.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntMult                    0      0.00%     40.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IntDiv                     0      0.00%     40.14% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatAdd                1781      1.75%     41.88% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCmp                   0      0.00%     41.88% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatCvt                   0      0.00%     41.88% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMult                  0      0.00%     41.88% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMultAcc               0      0.00%     41.88% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatDiv                   0      0.00%     41.88% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMisc                  0      0.00%     41.88% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatSqrt                  0      0.00%     41.88% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAdd                    3      0.00%     41.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAddAcc                 0      0.00%     41.89% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAlu                  200      0.20%     42.08% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCmp                    0      0.00%     42.08% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdCvt                  198      0.19%     42.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMisc                   0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMult                   0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdMultAcc                0      0.00%     42.28% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShift                126      0.12%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShiftAcc               0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdDiv                    0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSqrt                   0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAdd               0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatAlu               0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCmp               0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatCvt               1      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatDiv               0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMisc              0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMult              0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatMultAcc            0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatSqrt              0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAdd              0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceAlu              0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdReduceCmp              0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAes                    0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdAesMix                 0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash               0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha1Hash2              0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash             0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdSha256Hash2            0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma2              0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdShaSigma3              0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::SimdPredAlu                0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::Matrix                     0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixMov                  0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MatrixOP                   0      0.00%     42.40% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemRead                28757     28.24%     70.64% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::MemWrite               10618     10.43%     81.06% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemRead           19031     18.69%     99.75% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::FloatMemWrite            255      0.25%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu13.statIssuedInstType_0::No_OpClass        38362      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntAlu      6155663     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntMult         4155      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IntDiv        36931      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatAdd       785480      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatCvt          172      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAdd         6181      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAlu       316528      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdCvt        13208      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMisc        66334      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShift         1201      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAdd       351201      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatCvt        95983      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatDiv        22529      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMult       320190      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemRead      1151758     10.71%     87.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::MemWrite       509464      4.74%     91.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemRead       710800      6.61%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::FloatMemWrite       164166      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu13.statIssuedInstType_0::total     10750306                       # Number of instructions issued per FU type, per thread (Count)
system.cpu13.issueRate                       1.922104                       # Inst issue rate ((Count/Cycle))
system.cpu13.fuBusy                            101847                       # FU busy when requested (Count)
system.cpu13.fuBusyRate                      0.009474                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu13.intInstQueueReads               20449718                       # Number of integer instruction queue reads (Count)
system.cpu13.intInstQueueWrites               9017522                       # Number of integer instruction queue writes (Count)
system.cpu13.intInstQueueWakeupAccesses       7507783                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu13.fpInstQueueReads                 6361749                       # Number of floating instruction queue reads (Count)
system.cpu13.fpInstQueueWrites                3241159                       # Number of floating instruction queue writes (Count)
system.cpu13.fpInstQueueWakeupAccesses        3133427                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu13.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu13.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu13.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu13.intAluAccesses                   7622225                       # Number of integer alu accesses (Count)
system.cpu13.fpAluAccesses                    3191566                       # Number of floating point alu accesses (Count)
system.cpu13.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu13.numInsts                        10725548                       # Number of executed instructions (Count)
system.cpu13.numLoadInsts                     1857439                       # Number of load instructions executed (Count)
system.cpu13.numSquashedInsts                   24758                       # Number of squashed instructions skipped in execute (Count)
system.cpu13.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu13.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu13.numRefs                          2528929                       # Number of memory reference insts executed (Count)
system.cpu13.numBranches                       686777                       # Number of branches executed (Count)
system.cpu13.numStoreInsts                     671490                       # Number of stores executed (Count)
system.cpu13.numRate                         1.917678                       # Inst execution rate ((Count/Cycle))
system.cpu13.timesIdled                          2512                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu13.idleCycles                        385676                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu13.committedInsts                   5770369                       # Number of Instructions Simulated (Count)
system.cpu13.committedOps                    10080404                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu13.cpi                             0.969260                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu13.totalCpi                        0.969260                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu13.ipc                             1.031715                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu13.totalIpc                        1.031715                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu13.intRegfileReads                 10722957                       # Number of integer regfile reads (Count)
system.cpu13.intRegfileWrites                 5987022                       # Number of integer regfile writes (Count)
system.cpu13.fpRegfileReads                   3833264                       # Number of floating regfile reads (Count)
system.cpu13.fpRegfileWrites                  2886201                       # Number of floating regfile writes (Count)
system.cpu13.ccRegfileReads                   3462857                       # number of cc regfile reads (Count)
system.cpu13.ccRegfileWrites                  3220496                       # number of cc regfile writes (Count)
system.cpu13.miscRegfileReads                 4218364                       # number of misc regfile reads (Count)
system.cpu13.miscRegfileWrites                     90                       # number of misc regfile writes (Count)
system.cpu13.MemDepUnit__0.insertedLoads      1855778                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.insertedStores       703547                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__0.conflictingLoads       529029                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__0.conflictingStores       159572                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu13.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu13.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu13.branchPred.lookups                786979                       # Number of BP lookups (Count)
system.cpu13.branchPred.condPredicted          586096                       # Number of conditional branches predicted (Count)
system.cpu13.branchPred.condIncorrect           14541                       # Number of conditional branches incorrect (Count)
system.cpu13.branchPred.BTBLookups             379336                       # Number of BTB lookups (Count)
system.cpu13.branchPred.BTBUpdates               8566                       # Number of BTB updates (Count)
system.cpu13.branchPred.BTBHits                376870                       # Number of BTB hits (Count)
system.cpu13.branchPred.BTBHitRatio          0.993499                       # BTB Hit Ratio (Ratio)
system.cpu13.branchPred.RASUsed                 37154                       # Number of times the RAS was used to get a target. (Count)
system.cpu13.branchPred.RASIncorrect               12                       # Number of incorrect RAS predictions. (Count)
system.cpu13.branchPred.indirectLookups         28772                       # Number of indirect predictor lookups. (Count)
system.cpu13.branchPred.indirectHits            26900                       # Number of indirect target hits. (Count)
system.cpu13.branchPred.indirectMisses           1872                       # Number of indirect misses. (Count)
system.cpu13.branchPred.indirectMispredicted          625                       # Number of mispredicted indirect branches. (Count)
system.cpu13.commit.commitSquashedInsts       1085022                       # The number of squashed insts skipped by commit (Count)
system.cpu13.commit.commitNonSpecStalls           270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu13.commit.branchMispredicts           14447                       # The number of times a branch was mispredicted (Count)
system.cpu13.commit.numCommittedDist::samples      5061880                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::mean     1.991435                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::stdev     2.894468                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::0       2678489     52.91%     52.91% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::1        705894     13.95%     66.86% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::2        196376      3.88%     70.74% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::3        309835      6.12%     76.86% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::4        150664      2.98%     79.84% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::5        179549      3.55%     83.38% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::6         62828      1.24%     84.63% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::7         51076      1.01%     85.63% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::8        727169     14.37%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu13.commit.numCommittedDist::total      5061880                       # Number of insts commited each cycle (Count)
system.cpu13.commit.instsCommitted            5770369                       # Number of instructions committed (Count)
system.cpu13.commit.opsCommitted             10080404                       # Number of ops (including micro ops) committed (Count)
system.cpu13.commit.memRefs                   2336273                       # Number of memory references committed (Count)
system.cpu13.commit.loads                     1702000                       # Number of loads committed (Count)
system.cpu13.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu13.commit.membars                       120                       # Number of memory barriers committed (Count)
system.cpu13.commit.branches                   660750                       # Number of branches committed (Count)
system.cpu13.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu13.commit.floating                  3097087                       # Number of committed floating point instructions. (Count)
system.cpu13.commit.integer                   7835048                       # Number of committed integer instructions. (Count)
system.cpu13.commit.functionCalls               34423                       # Number of function calls committed. (Count)
system.cpu13.commit.committedInstType_0::No_OpClass        33453      0.33%      0.33% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntAlu      5715436     56.70%     57.03% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IntDiv        34734      0.34%     57.42% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatAdd       778219      7.72%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCmp            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemRead      1034268     10.26%     87.08% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::MemWrite       471027      4.67%     91.76% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu13.commit.committedInstType_0::total     10080404                       # Class of committed instruction (Count)
system.cpu13.commit.commitEligibleSamples       727169                       # number cycles where commit BW limit reached (Cycle)
system.cpu13.decode.idleCycles                 752566                       # Number of cycles decode is idle (Cycle)
system.cpu13.decode.blockedCycles             2814840                       # Number of cycles decode is blocked (Cycle)
system.cpu13.decode.runCycles                 1300318                       # Number of cycles decode is running (Cycle)
system.cpu13.decode.unblockCycles              324443                       # Number of cycles decode is unblocking (Cycle)
system.cpu13.decode.squashCycles                15145                       # Number of cycles decode is squashing (Cycle)
system.cpu13.decode.branchResolved             363793                       # Number of times decode resolved a branch (Count)
system.cpu13.decode.branchMispred                 812                       # Number of times decode detected a branch misprediction (Count)
system.cpu13.decode.decodedInsts             11358018                       # Number of instructions handled by decode (Count)
system.cpu13.decode.squashedInsts                4067                       # Number of squashed instructions handled by decode (Count)
system.cpu13.fetch.icacheStallCycles           733140                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu13.fetch.insts                      6697230                       # Number of instructions fetch has processed (Count)
system.cpu13.fetch.branches                    786979                       # Number of branches that fetch encountered (Count)
system.cpu13.fetch.predictedBranches           440924                       # Number of branches that fetch has predicted taken (Count)
system.cpu13.fetch.cycles                     4402712                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu13.fetch.squashCycles                 31880                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu13.fetch.miscStallCycles               1651                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu13.fetch.pendingTrapStallCycles         4890                       # Number of stall cycles due to pending traps (Cycle)
system.cpu13.fetch.icacheWaitRetryStallCycles        48979                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu13.fetch.cacheLines                  590373                       # Number of cache lines fetched (Count)
system.cpu13.fetch.icacheSquashes                3284                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu13.fetch.nisnDist::samples          5207312                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::mean            2.235928                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::stdev           3.317464                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::0                3385112     65.01%     65.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::1                  64557      1.24%     66.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::2                  91283      1.75%     68.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::3                 123173      2.37%     70.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::4                 160086      3.07%     73.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::5                 107505      2.06%     75.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::6                 129439      2.49%     77.99% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::7                  97225      1.87%     79.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::8                1048932     20.14%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.nisnDist::total            5207312                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu13.fetch.branchRate                0.140708                       # Number of branch fetches per cycle (Ratio)
system.cpu13.fetch.rate                      1.197433                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu13.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu13.iew.squashCycles                   15145                       # Number of cycles IEW is squashing (Cycle)
system.cpu13.iew.blockCycles                  1482662                       # Number of cycles IEW is blocking (Cycle)
system.cpu13.iew.unblockCycles                  51709                       # Number of cycles IEW is unblocking (Cycle)
system.cpu13.iew.dispatchedInsts             11169373                       # Number of instructions dispatched to IQ (Count)
system.cpu13.iew.dispSquashedInsts                608                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu13.iew.dispLoadInsts                1855778                       # Number of dispatched load instructions (Count)
system.cpu13.iew.dispStoreInsts                703547                       # Number of dispatched store instructions (Count)
system.cpu13.iew.dispNonSpecInsts                 228                       # Number of dispatched non-speculative instructions (Count)
system.cpu13.iew.iqFullEvents                    9731                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu13.iew.lsqFullEvents                  36733                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu13.iew.memOrderViolationEvents          349                       # Number of memory order violations (Count)
system.cpu13.iew.predictedTakenIncorrect         5589                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu13.iew.predictedNotTakenIncorrect        10359                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu13.iew.branchMispredicts              15948                       # Number of branch mispredicts detected at execute (Count)
system.cpu13.iew.instsToCommit               10649349                       # Cumulative count of insts sent to commit (Count)
system.cpu13.iew.writebackCount              10641210                       # Cumulative count of insts written-back (Count)
system.cpu13.iew.producerInst                 7870040                       # Number of instructions producing a value (Count)
system.cpu13.iew.consumerInst                13572068                       # Number of instructions consuming a value (Count)
system.cpu13.iew.wbRate                      1.902598                       # Insts written-back per cycle ((Count/Cycle))
system.cpu13.iew.wbFanout                    0.579870                       # Average fanout of values written-back ((Count/Count))
system.cpu13.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu13.lsq0.forwLoads                    367338                       # Number of loads that had data forwarded from stores (Count)
system.cpu13.lsq0.squashedLoads                153778                       # Number of loads squashed (Count)
system.cpu13.lsq0.ignoredResponses                118                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu13.lsq0.memOrderViolation               349                       # Number of memory ordering violations (Count)
system.cpu13.lsq0.squashedStores                69274                       # Number of stores squashed (Count)
system.cpu13.lsq0.rescheduledLoads              64801                       # Number of loads that were rescheduled (Count)
system.cpu13.lsq0.blockedByCache                 1285                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu13.lsq0.loadToUse::samples          1702000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::mean            7.758791                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::stdev          33.132917                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::0-9              1628937     95.71%     95.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::10-19              12331      0.72%     96.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::20-29              20977      1.23%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::30-39                946      0.06%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::40-49                861      0.05%     97.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::50-59                643      0.04%     97.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::60-69                355      0.02%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::70-79                241      0.01%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::80-89                170      0.01%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::90-99                174      0.01%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::100-109              189      0.01%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::110-119              260      0.02%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::120-129              380      0.02%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::130-139              740      0.04%     97.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::140-149             1606      0.09%     98.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::150-159             2474      0.15%     98.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::160-169             2848      0.17%     98.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::170-179             3565      0.21%     98.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::180-189             3938      0.23%     98.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::190-199             3504      0.21%     99.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::200-209             3503      0.21%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::210-219             2988      0.18%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::220-229             2291      0.13%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::230-239             1682      0.10%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::240-249             1180      0.07%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::250-259              885      0.05%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::260-269              596      0.04%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::270-279              402      0.02%     99.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::280-289              336      0.02%     99.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::290-299              299      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::overflows           2699      0.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::max_value           1574                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.lsq0.loadToUse::total            1702000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu13.mmu.dtb.rdAccesses               1853786                       # TLB accesses on read requests (Count)
system.cpu13.mmu.dtb.wrAccesses                671502                       # TLB accesses on write requests (Count)
system.cpu13.mmu.dtb.rdMisses                    3369                       # TLB misses on read requests (Count)
system.cpu13.mmu.dtb.wrMisses                     415                       # TLB misses on write requests (Count)
system.cpu13.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu13.mmu.itb.wrAccesses                591116                       # TLB accesses on write requests (Count)
system.cpu13.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu13.mmu.itb.wrMisses                    1255                       # TLB misses on write requests (Count)
system.cpu13.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu13.rename.squashCycles                15145                       # Number of cycles rename is squashing (Cycle)
system.cpu13.rename.idleCycles                 869521                       # Number of cycles rename is idle (Cycle)
system.cpu13.rename.blockCycles               1844675                       # Number of cycles rename is blocking (Cycle)
system.cpu13.rename.serializeStallCycles         4712                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu13.rename.runCycles                 1497449                       # Number of cycles rename is running (Cycle)
system.cpu13.rename.unblockCycles              975810                       # Number of cycles rename is unblocking (Cycle)
system.cpu13.rename.renamedInsts             11268028                       # Number of instructions processed by rename (Count)
system.cpu13.rename.ROBFullEvents               10214                       # Number of times rename has blocked due to ROB full (Count)
system.cpu13.rename.IQFullEvents               636505                       # Number of times rename has blocked due to IQ full (Count)
system.cpu13.rename.LQFullEvents                83245                       # Number of times rename has blocked due to LQ full (Count)
system.cpu13.rename.SQFullEvents               191605                       # Number of times rename has blocked due to SQ full (Count)
system.cpu13.rename.fullRegistersEvents           539                       # Number of times there has been no free registers (Count)
system.cpu13.rename.renamedOperands          18928681                       # Number of destination operands rename has renamed (Count)
system.cpu13.rename.lookups                  35052708                       # Number of register rename lookups that rename has made (Count)
system.cpu13.rename.intLookups               11779022                       # Number of integer rename lookups (Count)
system.cpu13.rename.fpLookups                 3919973                       # Number of floating rename lookups (Count)
system.cpu13.rename.committedMaps            16502711                       # Number of HB maps that are committed (Count)
system.cpu13.rename.undoneMaps                2425970                       # Number of HB maps that are undone due to squashing (Count)
system.cpu13.rename.serializing                   184                       # count of serializing insts renamed (Count)
system.cpu13.rename.tempSerializing               170                       # count of temporary serializing insts renamed (Count)
system.cpu13.rename.skidInsts                 1584820                       # count of insts added to the skid buffer (Count)
system.cpu13.rob.reads                       15494885                       # The number of ROB reads (Count)
system.cpu13.rob.writes                      22476473                       # The number of ROB writes (Count)
system.cpu13.thread_0.numInsts                5770369                       # Number of Instructions committed (Count)
system.cpu13.thread_0.numOps                 10080404                       # Number of Ops committed (Count)
system.cpu13.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu13.workload.numSyscalls                  66                       # Number of system calls (Count)
system.cpu14.numCycles                         843883                       # Number of cpu cycles simulated (Cycle)
system.cpu14.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu14.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu14.instsAdded                        921622                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu14.nonSpecInstsAdded                    103                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu14.instsIssued                       875395                       # Number of instructions issued (Count)
system.cpu14.squashedInstsIssued                  648                       # Number of squashed instructions issued (Count)
system.cpu14.squashedInstsExamined             148689                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu14.squashedOperandsExamined          271548                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu14.squashedNonSpecRemoved                31                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu14.numIssuedDist::samples            591064                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::mean             1.481049                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::stdev            2.392215                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::0                  386719     65.43%     65.43% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::1                   24506      4.15%     69.57% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::2                   24279      4.11%     73.68% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::3                   29277      4.95%     78.63% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::4                   34402      5.82%     84.45% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::5                   32117      5.43%     89.89% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::6                   21341      3.61%     93.50% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::7                   19123      3.24%     96.73% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::8                   19300      3.27%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu14.numIssuedDist::total              591064                       # Number of insts issued each cycle (Count)
system.cpu14.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntAlu                  3623     61.95%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntMult                    0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IntDiv                     0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatAdd                   0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCmp                   0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatCvt                   0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMult                  0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMultAcc               0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatDiv                   0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMisc                  0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatSqrt                  0      0.00%     61.95% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAdd                    1      0.02%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAddAcc                 0      0.00%     61.97% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAlu                  386      6.60%     68.57% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCmp                    0      0.00%     68.57% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdCvt                   61      1.04%     69.61% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMisc                   0      0.00%     69.61% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMult                   0      0.00%     69.61% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdMultAcc                0      0.00%     69.61% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShift                 49      0.84%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShiftAcc               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdDiv                    0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSqrt                   0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAdd               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatAlu               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCmp               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatCvt               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatDiv               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMisc              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMult              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatMultAcc            0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatSqrt              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAdd              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceAlu              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdReduceCmp              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAes                    0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdAesMix                 0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash               0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha1Hash2              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash             0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdSha256Hash2            0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma2              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdShaSigma3              0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::SimdPredAlu                0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::Matrix                     0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixMov                  0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MatrixOP                   0      0.00%     70.45% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemRead                 1012     17.31%     87.76% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::MemWrite                 590     10.09%     97.85% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemRead              63      1.08%     98.92% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::FloatMemWrite             63      1.08%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu14.statIssuedInstType_0::No_OpClass         6844      0.78%      0.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntAlu       539246     61.60%     62.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntMult           23      0.00%     62.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IntDiv         1840      0.21%     62.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatAdd        57541      6.57%     69.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCmp            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatCvt           32      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMult            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatDiv            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMisc            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatSqrt            0      0.00%     69.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAdd          779      0.09%     69.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAlu        15395      1.76%     71.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCmp            0      0.00%     71.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdCvt         1981      0.23%     71.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMisc         5705      0.65%     71.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMult            0      0.00%     71.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShift          604      0.07%     71.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdDiv            0      0.00%     71.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSqrt            0      0.00%     71.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAdd        34340      3.92%     75.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatCvt         5483      0.63%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMult        20016      2.29%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAes            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdAesMix            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::Matrix            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixMov            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MatrixOP            0      0.00%     78.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemRead       101361     11.58%     90.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::MemWrite        28628      3.27%     93.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemRead        49446      5.65%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::FloatMemWrite         6126      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu14.statIssuedInstType_0::total       875395                       # Number of instructions issued per FU type, per thread (Count)
system.cpu14.issueRate                       1.037342                       # Inst issue rate ((Count/Cycle))
system.cpu14.fuBusy                              5848                       # FU busy when requested (Count)
system.cpu14.fuBusyRate                      0.006680                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu14.intInstQueueReads                1893620                       # Number of integer instruction queue reads (Count)
system.cpu14.intInstQueueWrites                822099                       # Number of integer instruction queue writes (Count)
system.cpu14.intInstQueueWakeupAccesses        636828                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu14.fpInstQueueReads                  454730                       # Number of floating instruction queue reads (Count)
system.cpu14.fpInstQueueWrites                 248507                       # Number of floating instruction queue writes (Count)
system.cpu14.fpInstQueueWakeupAccesses         224551                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu14.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu14.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu14.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu14.intAluAccesses                    646744                       # Number of integer alu accesses (Count)
system.cpu14.fpAluAccesses                     227655                       # Number of floating point alu accesses (Count)
system.cpu14.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu14.numInsts                          868961                       # Number of executed instructions (Count)
system.cpu14.numLoadInsts                      149296                       # Number of load instructions executed (Count)
system.cpu14.numSquashedInsts                    6434                       # Number of squashed instructions skipped in execute (Count)
system.cpu14.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu14.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu14.numRefs                           183526                       # Number of memory reference insts executed (Count)
system.cpu14.numBranches                        46623                       # Number of branches executed (Count)
system.cpu14.numStoreInsts                      34230                       # Number of stores executed (Count)
system.cpu14.numRate                         1.029717                       # Inst execution rate ((Count/Cycle))
system.cpu14.timesIdled                          1501                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu14.idleCycles                        252819                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu14.committedInsts                    463966                       # Number of Instructions Simulated (Count)
system.cpu14.committedOps                      773036                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu14.cpi                             1.818847                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu14.totalCpi                        1.818847                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu14.ipc                             0.549799                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu14.totalIpc                        0.549799                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu14.intRegfileReads                   864082                       # Number of integer regfile reads (Count)
system.cpu14.intRegfileWrites                  534926                       # Number of integer regfile writes (Count)
system.cpu14.fpRegfileReads                    285886                       # Number of floating regfile reads (Count)
system.cpu14.fpRegfileWrites                   212082                       # Number of floating regfile writes (Count)
system.cpu14.ccRegfileReads                    248332                       # number of cc regfile reads (Count)
system.cpu14.ccRegfileWrites                   243735                       # number of cc regfile writes (Count)
system.cpu14.miscRegfileReads                  326534                       # number of misc regfile reads (Count)
system.cpu14.miscRegfileWrites                     18                       # number of misc regfile writes (Count)
system.cpu14.MemDepUnit__0.insertedLoads       152474                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.insertedStores        37169                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__0.conflictingLoads        12603                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__0.conflictingStores         1038                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu14.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu14.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu14.branchPred.lookups                 61139                       # Number of BP lookups (Count)
system.cpu14.branchPred.condPredicted           47417                       # Number of conditional branches predicted (Count)
system.cpu14.branchPred.condIncorrect            3594                       # Number of conditional branches incorrect (Count)
system.cpu14.branchPred.BTBLookups              25834                       # Number of BTB lookups (Count)
system.cpu14.branchPred.BTBUpdates               2389                       # Number of BTB updates (Count)
system.cpu14.branchPred.BTBHits                 23967                       # Number of BTB hits (Count)
system.cpu14.branchPred.BTBHitRatio          0.927731                       # BTB Hit Ratio (Ratio)
system.cpu14.branchPred.RASUsed                  3496                       # Number of times the RAS was used to get a target. (Count)
system.cpu14.branchPred.RASIncorrect                9                       # Number of incorrect RAS predictions. (Count)
system.cpu14.branchPred.indirectLookups          2789                       # Number of indirect predictor lookups. (Count)
system.cpu14.branchPred.indirectHits             1804                       # Number of indirect target hits. (Count)
system.cpu14.branchPred.indirectMisses            985                       # Number of indirect misses. (Count)
system.cpu14.branchPred.indirectMispredicted          363                       # Number of mispredicted indirect branches. (Count)
system.cpu14.commit.commitSquashedInsts        147065                       # The number of squashed insts skipped by commit (Count)
system.cpu14.commit.commitNonSpecStalls            72                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu14.commit.branchMispredicts            3591                       # The number of times a branch was mispredicted (Count)
system.cpu14.commit.numCommittedDist::samples       569698                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::mean     1.356922                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::stdev     2.664186                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::0        411199     72.18%     72.18% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::1         32817      5.76%     77.94% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::2         16244      2.85%     80.79% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::3         15291      2.68%     83.47% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::4          8564      1.50%     84.98% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::5         14869      2.61%     87.59% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::6          4781      0.84%     88.43% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::7          2893      0.51%     88.93% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::8         63040     11.07%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu14.commit.numCommittedDist::total       569698                       # Number of insts commited each cycle (Count)
system.cpu14.commit.instsCommitted             463966                       # Number of instructions committed (Count)
system.cpu14.commit.opsCommitted               773036                       # Number of ops (including micro ops) committed (Count)
system.cpu14.commit.memRefs                    160057                       # Number of memory references committed (Count)
system.cpu14.commit.loads                      130777                       # Number of loads committed (Count)
system.cpu14.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu14.commit.membars                        36                       # Number of memory barriers committed (Count)
system.cpu14.commit.branches                    41130                       # Number of branches committed (Count)
system.cpu14.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu14.commit.floating                   215603                       # Number of committed floating point instructions. (Count)
system.cpu14.commit.integer                    608367                       # Number of committed integer instructions. (Count)
system.cpu14.commit.functionCalls                2579                       # Number of function calls committed. (Count)
system.cpu14.commit.committedInstType_0::No_OpClass         4575      0.59%      0.59% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntAlu       471211     60.96%     61.55% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntMult           18      0.00%     61.55% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IntDiv         1601      0.21%     61.76% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatAdd        55144      7.13%     68.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCmp            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatCvt           32      0.00%     68.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMult            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatDiv            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMisc            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatSqrt            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAdd          506      0.07%     68.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAlu        13764      1.78%     70.74% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCmp            0      0.00%     70.74% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdCvt         1184      0.15%     70.89% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMisc         5278      0.68%     71.58% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMult            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShift          278      0.04%     71.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdDiv            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSqrt            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAdd        34198      4.42%     76.04% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatCvt         5274      0.68%     76.72% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatDiv            4      0.00%     76.72% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.72% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMult        19912      2.58%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAes            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdAesMix            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::Matrix            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixMov            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MatrixOP            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemRead        85098     11.01%     90.30% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::MemWrite        23492      3.04%     93.34% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemRead        45679      5.91%     99.25% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::FloatMemWrite         5788      0.75%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu14.commit.committedInstType_0::total       773036                       # Class of committed instruction (Count)
system.cpu14.commit.commitEligibleSamples        63040                       # number cycles where commit BW limit reached (Cycle)
system.cpu14.decode.idleCycles                 150371                       # Number of cycles decode is idle (Cycle)
system.cpu14.decode.blockedCycles              296640                       # Number of cycles decode is blocked (Cycle)
system.cpu14.decode.runCycles                  129885                       # Number of cycles decode is running (Cycle)
system.cpu14.decode.unblockCycles               10235                       # Number of cycles decode is unblocking (Cycle)
system.cpu14.decode.squashCycles                 3933                       # Number of cycles decode is squashing (Cycle)
system.cpu14.decode.branchResolved              23212                       # Number of times decode resolved a branch (Count)
system.cpu14.decode.branchMispred                 624                       # Number of times decode detected a branch misprediction (Count)
system.cpu14.decode.decodedInsts               956437                       # Number of instructions handled by decode (Count)
system.cpu14.decode.squashedInsts                3221                       # Number of squashed instructions handled by decode (Count)
system.cpu14.fetch.icacheStallCycles           148388                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu14.fetch.insts                       583848                       # Number of instructions fetch has processed (Count)
system.cpu14.fetch.branches                     61139                       # Number of branches that fetch encountered (Count)
system.cpu14.fetch.predictedBranches            29267                       # Number of branches that fetch has predicted taken (Count)
system.cpu14.fetch.cycles                      401407                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu14.fetch.squashCycles                  9082                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu14.fetch.miscStallCycles                622                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu14.fetch.pendingTrapStallCycles         5452                       # Number of stall cycles due to pending traps (Cycle)
system.cpu14.fetch.icacheWaitRetryStallCycles        30654                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu14.fetch.cacheLines                   60574                       # Number of cache lines fetched (Count)
system.cpu14.fetch.icacheSquashes                1541                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu14.fetch.nisnDist::samples           591064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::mean            1.680542                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::stdev           3.063494                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::0                 439911     74.43%     74.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::1                   6576      1.11%     75.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::2                   4185      0.71%     76.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::3                   9248      1.56%     77.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::4                   9370      1.59%     79.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::5                  10656      1.80%     81.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::6                   9145      1.55%     82.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::7                  10796      1.83%     84.57% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::8                  91177     15.43%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.nisnDist::total             591064                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu14.fetch.branchRate                0.072450                       # Number of branch fetches per cycle (Ratio)
system.cpu14.fetch.rate                      0.691859                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu14.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu14.iew.squashCycles                    3933                       # Number of cycles IEW is squashing (Cycle)
system.cpu14.iew.blockCycles                   169461                       # Number of cycles IEW is blocking (Cycle)
system.cpu14.iew.unblockCycles                   8100                       # Number of cycles IEW is unblocking (Cycle)
system.cpu14.iew.dispatchedInsts               921725                       # Number of instructions dispatched to IQ (Count)
system.cpu14.iew.dispSquashedInsts                314                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu14.iew.dispLoadInsts                 152474                       # Number of dispatched load instructions (Count)
system.cpu14.iew.dispStoreInsts                 37169                       # Number of dispatched store instructions (Count)
system.cpu14.iew.dispNonSpecInsts                  49                       # Number of dispatched non-speculative instructions (Count)
system.cpu14.iew.iqFullEvents                     948                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu14.iew.lsqFullEvents                   6672                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu14.iew.memOrderViolationEvents          207                       # Number of memory order violations (Count)
system.cpu14.iew.predictedTakenIncorrect          929                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu14.iew.predictedNotTakenIncorrect         3162                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu14.iew.branchMispredicts               4091                       # Number of branch mispredicts detected at execute (Count)
system.cpu14.iew.instsToCommit                 863639                       # Cumulative count of insts sent to commit (Count)
system.cpu14.iew.writebackCount                861379                       # Cumulative count of insts written-back (Count)
system.cpu14.iew.producerInst                  668483                       # Number of instructions producing a value (Count)
system.cpu14.iew.consumerInst                 1072109                       # Number of instructions consuming a value (Count)
system.cpu14.iew.wbRate                      1.020733                       # Insts written-back per cycle ((Count/Cycle))
system.cpu14.iew.wbFanout                    0.623521                       # Average fanout of values written-back ((Count/Count))
system.cpu14.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu14.lsq0.forwLoads                     21066                       # Number of loads that had data forwarded from stores (Count)
system.cpu14.lsq0.squashedLoads                 21697                       # Number of loads squashed (Count)
system.cpu14.lsq0.ignoredResponses                 42                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu14.lsq0.memOrderViolation               207                       # Number of memory ordering violations (Count)
system.cpu14.lsq0.squashedStores                 7889                       # Number of stores squashed (Count)
system.cpu14.lsq0.rescheduledLoads                928                       # Number of loads that were rescheduled (Count)
system.cpu14.lsq0.blockedByCache                  714                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu14.lsq0.loadToUse::samples           130777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::mean           17.223189                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::stdev          75.661174                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::0-9               123672     94.57%     94.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::10-19                462      0.35%     94.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::20-29                 21      0.02%     94.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::30-39                 27      0.02%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::40-49                 23      0.02%     94.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::50-59                 29      0.02%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::60-69                 20      0.02%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::70-79                 28      0.02%     95.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::80-89                 13      0.01%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::90-99                 26      0.02%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::100-109               22      0.02%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::110-119               27      0.02%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::120-129               25      0.02%     95.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::130-139               36      0.03%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::140-149              123      0.09%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::150-159              235      0.18%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::160-169              269      0.21%     95.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::170-179              326      0.25%     95.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::180-189              339      0.26%     96.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::190-199              316      0.24%     96.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::200-209              344      0.26%     96.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::210-219              446      0.34%     96.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::220-229              418      0.32%     97.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::230-239              303      0.23%     97.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::240-249              318      0.24%     97.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::250-259              299      0.23%     98.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::260-269              263      0.20%     98.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::270-279              229      0.18%     98.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::280-289              151      0.12%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::290-299              154      0.12%     98.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::overflows           1813      1.39%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::max_value           2794                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.lsq0.loadToUse::total             130777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu14.mmu.dtb.rdAccesses                147522                       # TLB accesses on read requests (Count)
system.cpu14.mmu.dtb.wrAccesses                 34238                       # TLB accesses on write requests (Count)
system.cpu14.mmu.dtb.rdMisses                     998                       # TLB misses on read requests (Count)
system.cpu14.mmu.dtb.wrMisses                     170                       # TLB misses on write requests (Count)
system.cpu14.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu14.mmu.itb.wrAccesses                 61203                       # TLB accesses on write requests (Count)
system.cpu14.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu14.mmu.itb.wrMisses                    1088                       # TLB misses on write requests (Count)
system.cpu14.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu14.rename.squashCycles                 3933                       # Number of cycles rename is squashing (Cycle)
system.cpu14.rename.idleCycles                 155480                       # Number of cycles rename is idle (Cycle)
system.cpu14.rename.blockCycles                225627                       # Number of cycles rename is blocking (Cycle)
system.cpu14.rename.serializeStallCycles         3303                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu14.rename.runCycles                  133926                       # Number of cycles rename is running (Cycle)
system.cpu14.rename.unblockCycles               68795                       # Number of cycles rename is unblocking (Cycle)
system.cpu14.rename.renamedInsts               943614                       # Number of instructions processed by rename (Count)
system.cpu14.rename.ROBFullEvents                2794                       # Number of times rename has blocked due to ROB full (Count)
system.cpu14.rename.IQFullEvents                15802                       # Number of times rename has blocked due to IQ full (Count)
system.cpu14.rename.LQFullEvents                10829                       # Number of times rename has blocked due to LQ full (Count)
system.cpu14.rename.SQFullEvents                42956                       # Number of times rename has blocked due to SQ full (Count)
system.cpu14.rename.renamedOperands           1553175                       # Number of destination operands rename has renamed (Count)
system.cpu14.rename.lookups                   2825314                       # Number of register rename lookups that rename has made (Count)
system.cpu14.rename.intLookups                 984657                       # Number of integer rename lookups (Count)
system.cpu14.rename.fpLookups                  303798                       # Number of floating rename lookups (Count)
system.cpu14.rename.committedMaps             1259383                       # Number of HB maps that are committed (Count)
system.cpu14.rename.undoneMaps                 293792                       # Number of HB maps that are undone due to squashing (Count)
system.cpu14.rename.serializing                    80                       # count of serializing insts renamed (Count)
system.cpu14.rename.tempSerializing                66                       # count of temporary serializing insts renamed (Count)
system.cpu14.rename.skidInsts                   45270                       # count of insts added to the skid buffer (Count)
system.cpu14.rob.reads                        1424549                       # The number of ROB reads (Count)
system.cpu14.rob.writes                       1861657                       # The number of ROB writes (Count)
system.cpu14.thread_0.numInsts                 463966                       # Number of Instructions committed (Count)
system.cpu14.thread_0.numOps                   773036                       # Number of Ops committed (Count)
system.cpu14.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu14.workload.numSyscalls                  42                       # Number of system calls (Count)
system.cpu15.numCycles                         616197                       # Number of cpu cycles simulated (Cycle)
system.cpu15.numWorkItemsStarted                    0                       # Number of work items this cpu started (Count)
system.cpu15.numWorkItemsCompleted                  0                       # Number of work items this cpu completed (Count)
system.cpu15.instsAdded                        312455                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu15.nonSpecInstsAdded                     83                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu15.instsIssued                       283598                       # Number of instructions issued (Count)
system.cpu15.squashedInstsIssued                  424                       # Number of squashed instructions issued (Count)
system.cpu15.squashedInstsExamined              91834                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu15.squashedOperandsExamined          180677                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu15.squashedNonSpecRemoved                26                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu15.numIssuedDist::samples            391033                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::mean             0.725253                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::stdev            1.725632                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::underflows              0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::0                  312828     80.00%     80.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::1                   15365      3.93%     83.93% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::2                   12771      3.27%     87.20% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::3                   13128      3.36%     90.55% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::4                   11143      2.85%     93.40% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::5                    9499      2.43%     95.83% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::6                    6939      1.77%     97.61% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::7                    5274      1.35%     98.96% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::8                    4086      1.04%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::overflows               0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::min_value               0                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::max_value               8                       # Number of insts issued each cycle (Count)
system.cpu15.numIssuedDist::total              391033                       # Number of insts issued each cycle (Count)
system.cpu15.statFuBusy::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntAlu                  2852     56.64%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntMult                    0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IntDiv                     0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatAdd                   0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCmp                   0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatCvt                   0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMult                  0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMultAcc               0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatDiv                   0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMisc                  0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatSqrt                  0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAdd                    0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAddAcc                 0      0.00%     56.64% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAlu                   17      0.34%     56.98% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCmp                    0      0.00%     56.98% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdCvt                   11      0.22%     57.20% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMisc                   0      0.00%     57.20% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMult                   0      0.00%     57.20% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdMultAcc                0      0.00%     57.20% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShift                 18      0.36%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShiftAcc               0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdDiv                    0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSqrt                   0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAdd               0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatAlu               0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCmp               0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatCvt               0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatDiv               0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMisc              0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMult              0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatMultAcc            0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatSqrt              0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAdd              0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceAlu              0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdReduceCmp              0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAes                    0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdAesMix                 0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash               0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha1Hash2              0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash             0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdSha256Hash2            0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma2              0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdShaSigma3              0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::SimdPredAlu                0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::Matrix                     0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixMov                  0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MatrixOP                   0      0.00%     57.56% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemRead                 1618     32.14%     89.69% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::MemWrite                 430      8.54%     98.23% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemRead              35      0.70%     98.93% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::FloatMemWrite             54      1.07%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statFuBusy::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu15.statIssuedInstType_0::No_OpClass         2410      0.85%      0.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntAlu       198504     69.99%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntMult           20      0.01%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IntDiv         1433      0.51%     71.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatAdd         5892      2.08%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCmp            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatCvt           60      0.02%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMult            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatDiv            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMisc            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatSqrt            0      0.00%     73.46% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAdd          434      0.15%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAlu         2661      0.94%     74.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCmp            0      0.00%     74.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdCvt         1160      0.41%     74.96% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMisc         1609      0.57%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMult            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShift          347      0.12%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdDiv            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSqrt            0      0.00%     75.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAdd         1026      0.36%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatAlu            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCmp            0      0.00%     76.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatCvt          580      0.20%     76.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMult         1026      0.36%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAes            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdAesMix            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::Matrix            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixMov            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MatrixOP            0      0.00%     76.57% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemRead        44036     15.53%     92.10% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::MemWrite        15430      5.44%     97.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemRead         4614      1.63%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::FloatMemWrite         2356      0.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu15.statIssuedInstType_0::total       283598                       # Number of instructions issued per FU type, per thread (Count)
system.cpu15.issueRate                       0.460239                       # Inst issue rate ((Count/Cycle))
system.cpu15.fuBusy                              5035                       # FU busy when requested (Count)
system.cpu15.fuBusyRate                      0.017754                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu15.intInstQueueReads                 919453                       # Number of integer instruction queue reads (Count)
system.cpu15.intInstQueueWrites                374885                       # Number of integer instruction queue writes (Count)
system.cpu15.intInstQueueWakeupAccesses        253221                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu15.fpInstQueueReads                   44235                       # Number of floating instruction queue reads (Count)
system.cpu15.fpInstQueueWrites                  29612                       # Number of floating instruction queue writes (Count)
system.cpu15.fpInstQueueWakeupAccesses          21404                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu15.vecInstQueueReads                      0                       # Number of vector instruction queue reads (Count)
system.cpu15.vecInstQueueWrites                     0                       # Number of vector instruction queue writes (Count)
system.cpu15.vecInstQueueWakeupAccesses             0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu15.intAluAccesses                    264058                       # Number of integer alu accesses (Count)
system.cpu15.fpAluAccesses                      22165                       # Number of floating point alu accesses (Count)
system.cpu15.vecAluAccesses                         0                       # Number of vector alu accesses (Count)
system.cpu15.numInsts                          280114                       # Number of executed instructions (Count)
system.cpu15.numLoadInsts                       47799                       # Number of load instructions executed (Count)
system.cpu15.numSquashedInsts                    3484                       # Number of squashed instructions skipped in execute (Count)
system.cpu15.numSwp                                 0                       # Number of swp insts executed (Count)
system.cpu15.numNop                                 0                       # Number of nop insts executed (Count)
system.cpu15.numRefs                            65308                       # Number of memory reference insts executed (Count)
system.cpu15.numBranches                        22674                       # Number of branches executed (Count)
system.cpu15.numStoreInsts                      17509                       # Number of stores executed (Count)
system.cpu15.numRate                         0.454585                       # Inst execution rate ((Count/Cycle))
system.cpu15.timesIdled                          1347                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu15.idleCycles                        225164                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu15.committedInsts                    126055                       # Number of Instructions Simulated (Count)
system.cpu15.committedOps                      220704                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu15.cpi                             4.888319                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu15.totalCpi                        4.888319                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu15.ipc                             0.204569                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu15.totalIpc                        0.204569                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu15.intRegfileReads                   331402                       # Number of integer regfile reads (Count)
system.cpu15.intRegfileWrites                  199796                       # Number of integer regfile writes (Count)
system.cpu15.fpRegfileReads                     22757                       # Number of floating regfile reads (Count)
system.cpu15.fpRegfileWrites                    18503                       # Number of floating regfile writes (Count)
system.cpu15.ccRegfileReads                    127726                       # number of cc regfile reads (Count)
system.cpu15.ccRegfileWrites                   100752                       # number of cc regfile writes (Count)
system.cpu15.miscRegfileReads                  115475                       # number of misc regfile reads (Count)
system.cpu15.miscRegfileWrites                     27                       # number of misc regfile writes (Count)
system.cpu15.MemDepUnit__0.insertedLoads        49150                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.insertedStores        19552                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__0.conflictingLoads         6753                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__0.conflictingStores         1822                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu15.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu15.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu15.branchPred.lookups                 32749                       # Number of BP lookups (Count)
system.cpu15.branchPred.condPredicted           27548                       # Number of conditional branches predicted (Count)
system.cpu15.branchPred.condIncorrect            2446                       # Number of conditional branches incorrect (Count)
system.cpu15.branchPred.BTBLookups              14301                       # Number of BTB lookups (Count)
system.cpu15.branchPred.BTBUpdates               1814                       # Number of BTB updates (Count)
system.cpu15.branchPred.BTBHits                 12659                       # Number of BTB hits (Count)
system.cpu15.branchPred.BTBHitRatio          0.885183                       # BTB Hit Ratio (Ratio)
system.cpu15.branchPred.RASUsed                  1326                       # Number of times the RAS was used to get a target. (Count)
system.cpu15.branchPred.RASIncorrect                5                       # Number of incorrect RAS predictions. (Count)
system.cpu15.branchPred.indirectLookups           819                       # Number of indirect predictor lookups. (Count)
system.cpu15.branchPred.indirectHits              117                       # Number of indirect target hits. (Count)
system.cpu15.branchPred.indirectMisses            702                       # Number of indirect misses. (Count)
system.cpu15.branchPred.indirectMispredicted          245                       # Number of mispredicted indirect branches. (Count)
system.cpu15.commit.commitSquashedInsts         90958                       # The number of squashed insts skipped by commit (Count)
system.cpu15.commit.commitNonSpecStalls            57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu15.commit.branchMispredicts            2336                       # The number of times a branch was mispredicted (Count)
system.cpu15.commit.numCommittedDist::samples       377611                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::mean     0.584474                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::stdev     1.787399                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::0        324816     86.02%     86.02% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::1         12264      3.25%     89.27% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::2          7885      2.09%     91.35% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::3          8471      2.24%     93.60% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::4          3209      0.85%     94.45% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::5          3286      0.87%     95.32% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::6          1030      0.27%     95.59% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::7          1389      0.37%     95.96% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::8         15261      4.04%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu15.commit.numCommittedDist::total       377611                       # Number of insts commited each cycle (Count)
system.cpu15.commit.instsCommitted             126055                       # Number of instructions committed (Count)
system.cpu15.commit.opsCommitted               220704                       # Number of ops (including micro ops) committed (Count)
system.cpu15.commit.memRefs                     50550                       # Number of memory references committed (Count)
system.cpu15.commit.loads                       36506                       # Number of loads committed (Count)
system.cpu15.commit.amos                            0                       # Number of atomic instructions committed (Count)
system.cpu15.commit.membars                        20                       # Number of memory barriers committed (Count)
system.cpu15.commit.branches                    19223                       # Number of branches committed (Count)
system.cpu15.commit.vectorInstructions              0                       # Number of committed Vector instructions. (Count)
system.cpu15.commit.floating                    18652                       # Number of committed floating point instructions. (Count)
system.cpu15.commit.integer                    207144                       # Number of committed integer instructions. (Count)
system.cpu15.commit.functionCalls                 743                       # Number of function calls committed. (Count)
system.cpu15.commit.committedInstType_0::No_OpClass          981      0.44%      0.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntAlu       155039     70.25%     70.69% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntMult           15      0.01%     70.70% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IntDiv         1313      0.59%     71.29% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatAdd         5534      2.51%     73.80% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCmp            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatCvt           48      0.02%     73.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMult            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatDiv            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMisc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAdd          326      0.15%     73.97% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAlu         2016      0.91%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCmp            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdCvt          762      0.35%     75.23% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMisc         1351      0.61%     75.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMult            0      0.00%     75.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.84% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShift          145      0.07%     75.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdDiv            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSqrt            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAdd         1024      0.46%     76.37% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.37% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.37% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatCvt          576      0.26%     76.63% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.63% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMult         1024      0.46%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAes            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdAesMix            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::Matrix            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixMov            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MatrixOP            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemRead        32915     14.91%     92.01% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::MemWrite        11977      5.43%     97.44% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemRead         3591      1.63%     99.06% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::FloatMemWrite         2067      0.94%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu15.commit.committedInstType_0::total       220704                       # Class of committed instruction (Count)
system.cpu15.commit.commitEligibleSamples        15261                       # number cycles where commit BW limit reached (Cycle)
system.cpu15.decode.idleCycles                 102386                       # Number of cycles decode is idle (Cycle)
system.cpu15.decode.blockedCycles              236856                       # Number of cycles decode is blocked (Cycle)
system.cpu15.decode.runCycles                   41829                       # Number of cycles decode is running (Cycle)
system.cpu15.decode.unblockCycles                7396                       # Number of cycles decode is unblocking (Cycle)
system.cpu15.decode.squashCycles                 2566                       # Number of cycles decode is squashing (Cycle)
system.cpu15.decode.branchResolved              12254                       # Number of times decode resolved a branch (Count)
system.cpu15.decode.branchMispred                 540                       # Number of times decode detected a branch misprediction (Count)
system.cpu15.decode.decodedInsts               332355                       # Number of instructions handled by decode (Count)
system.cpu15.decode.squashedInsts                2823                       # Number of squashed instructions handled by decode (Count)
system.cpu15.fetch.icacheStallCycles           100968                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu15.fetch.insts                       199429                       # Number of instructions fetch has processed (Count)
system.cpu15.fetch.branches                     32749                       # Number of branches that fetch encountered (Count)
system.cpu15.fetch.predictedBranches            14102                       # Number of branches that fetch has predicted taken (Count)
system.cpu15.fetch.cycles                      248868                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu15.fetch.squashCycles                  6188                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu15.fetch.miscStallCycles                611                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu15.fetch.pendingTrapStallCycles         2812                       # Number of stall cycles due to pending traps (Cycle)
system.cpu15.fetch.icacheWaitRetryStallCycles        34680                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu15.fetch.cacheLines                   21889                       # Number of cache lines fetched (Count)
system.cpu15.fetch.icacheSquashes                1217                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu15.fetch.nisnDist::samples           391033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::mean            0.913936                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::stdev           2.388814                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::0                 334434     85.53%     85.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::1                   3205      0.82%     86.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::2                   2549      0.65%     87.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::3                   3167      0.81%     87.81% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::4                   5210      1.33%     89.14% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::5                   3775      0.97%     90.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::6                   3644      0.93%     91.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::7                   2396      0.61%     91.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::8                  32653      8.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::min_value              0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::max_value              8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.nisnDist::total             391033                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu15.fetch.branchRate                0.053147                       # Number of branch fetches per cycle (Ratio)
system.cpu15.fetch.rate                      0.323645                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu15.iew.idleCycles                         0                       # Number of cycles IEW is idle (Cycle)
system.cpu15.iew.squashCycles                    2566                       # Number of cycles IEW is squashing (Cycle)
system.cpu15.iew.blockCycles                   140210                       # Number of cycles IEW is blocking (Cycle)
system.cpu15.iew.unblockCycles                   5587                       # Number of cycles IEW is unblocking (Cycle)
system.cpu15.iew.dispatchedInsts               312538                       # Number of instructions dispatched to IQ (Count)
system.cpu15.iew.dispSquashedInsts                273                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu15.iew.dispLoadInsts                  49150                       # Number of dispatched load instructions (Count)
system.cpu15.iew.dispStoreInsts                 19552                       # Number of dispatched store instructions (Count)
system.cpu15.iew.dispNonSpecInsts                  47                       # Number of dispatched non-speculative instructions (Count)
system.cpu15.iew.iqFullEvents                     851                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu15.iew.lsqFullEvents                   4310                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu15.iew.memOrderViolationEvents          129                       # Number of memory order violations (Count)
system.cpu15.iew.predictedTakenIncorrect          436                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu15.iew.predictedNotTakenIncorrect         2236                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu15.iew.branchMispredicts               2672                       # Number of branch mispredicts detected at execute (Count)
system.cpu15.iew.instsToCommit                 276325                       # Cumulative count of insts sent to commit (Count)
system.cpu15.iew.writebackCount                274625                       # Cumulative count of insts written-back (Count)
system.cpu15.iew.producerInst                  206956                       # Number of instructions producing a value (Count)
system.cpu15.iew.consumerInst                  341011                       # Number of instructions consuming a value (Count)
system.cpu15.iew.wbRate                      0.445677                       # Insts written-back per cycle ((Count/Cycle))
system.cpu15.iew.wbFanout                    0.606890                       # Average fanout of values written-back ((Count/Count))
system.cpu15.interrupts.clk_domain.clock         8000                       # Clock period in ticks (Tick)
system.cpu15.lsq0.forwLoads                      7980                       # Number of loads that had data forwarded from stores (Count)
system.cpu15.lsq0.squashedLoads                 12644                       # Number of loads squashed (Count)
system.cpu15.lsq0.ignoredResponses                 13                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu15.lsq0.memOrderViolation               129                       # Number of memory ordering violations (Count)
system.cpu15.lsq0.squashedStores                 5508                       # Number of stores squashed (Count)
system.cpu15.lsq0.rescheduledLoads                  1                       # Number of loads that were rescheduled (Count)
system.cpu15.lsq0.blockedByCache                  759                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu15.lsq0.loadToUse::samples            36506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::mean           54.286830                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::stdev         146.814724                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::0-9                30476     83.48%     83.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::10-19                 20      0.05%     83.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::20-29                 29      0.08%     83.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::30-39                 10      0.03%     83.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::40-49                 14      0.04%     83.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::50-59                 26      0.07%     83.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::60-69                 25      0.07%     83.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::70-79                 20      0.05%     83.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::80-89                 19      0.05%     83.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::90-99                  7      0.02%     83.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::100-109               10      0.03%     83.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::110-119               16      0.04%     84.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::120-129               23      0.06%     84.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::130-139               32      0.09%     84.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::140-149               84      0.23%     84.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::150-159              202      0.55%     84.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::160-169              269      0.74%     85.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::170-179              257      0.70%     86.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::180-189              263      0.72%     87.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::190-199              370      1.01%     88.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::200-209              341      0.93%     89.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::210-219              367      1.01%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::220-229              327      0.90%     90.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::230-239              252      0.69%     91.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::240-249              247      0.68%     92.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::250-259              210      0.58%     92.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::260-269              151      0.41%     93.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::270-279              144      0.39%     93.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::280-289              110      0.30%     94.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::290-299              108      0.30%     94.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::overflows           2077      5.69%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::min_value              2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::max_value           2074                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.lsq0.loadToUse::total              36506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu15.mmu.dtb.rdAccesses                 45473                       # TLB accesses on read requests (Count)
system.cpu15.mmu.dtb.wrAccesses                 17517                       # TLB accesses on write requests (Count)
system.cpu15.mmu.dtb.rdMisses                     871                       # TLB misses on read requests (Count)
system.cpu15.mmu.dtb.wrMisses                     164                       # TLB misses on write requests (Count)
system.cpu15.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.mmu.itb.rdAccesses                     0                       # TLB accesses on read requests (Count)
system.cpu15.mmu.itb.wrAccesses                 22326                       # TLB accesses on write requests (Count)
system.cpu15.mmu.itb.rdMisses                       0                       # TLB misses on read requests (Count)
system.cpu15.mmu.itb.wrMisses                     768                       # TLB misses on write requests (Count)
system.cpu15.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu15.rename.squashCycles                 2566                       # Number of cycles rename is squashing (Cycle)
system.cpu15.rename.idleCycles                 106110                       # Number of cycles rename is idle (Cycle)
system.cpu15.rename.blockCycles                177190                       # Number of cycles rename is blocking (Cycle)
system.cpu15.rename.serializeStallCycles         3577                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu15.rename.runCycles                   44784                       # Number of cycles rename is running (Cycle)
system.cpu15.rename.unblockCycles               56806                       # Number of cycles rename is unblocking (Cycle)
system.cpu15.rename.renamedInsts               324663                       # Number of instructions processed by rename (Count)
system.cpu15.rename.ROBFullEvents                1374                       # Number of times rename has blocked due to ROB full (Count)
system.cpu15.rename.IQFullEvents                11728                       # Number of times rename has blocked due to IQ full (Count)
system.cpu15.rename.LQFullEvents                 5592                       # Number of times rename has blocked due to LQ full (Count)
system.cpu15.rename.SQFullEvents                39383                       # Number of times rename has blocked due to SQ full (Count)
system.cpu15.rename.renamedOperands            598870                       # Number of destination operands rename has renamed (Count)
system.cpu15.rename.lookups                   1114120                       # Number of register rename lookups that rename has made (Count)
system.cpu15.rename.intLookups                 409120                       # Number of integer rename lookups (Count)
system.cpu15.rename.fpLookups                   28766                       # Number of floating rename lookups (Count)
system.cpu15.rename.committedMaps              411710                       # Number of HB maps that are committed (Count)
system.cpu15.rename.undoneMaps                 187160                       # Number of HB maps that are undone due to squashing (Count)
system.cpu15.rename.serializing                    89                       # count of serializing insts renamed (Count)
system.cpu15.rename.tempSerializing                73                       # count of temporary serializing insts renamed (Count)
system.cpu15.rename.skidInsts                   35405                       # count of insts added to the skid buffer (Count)
system.cpu15.rob.reads                         672439                       # The number of ROB reads (Count)
system.cpu15.rob.writes                        636801                       # The number of ROB writes (Count)
system.cpu15.thread_0.numInsts                 126055                       # Number of Instructions committed (Count)
system.cpu15.thread_0.numOps                   220704                       # Number of Ops committed (Count)
system.cpu15.thread_0.numMemRefs                    0                       # Number of Memory References (Count)
system.cpu15.workload.numSyscalls                  33                       # Number of system calls (Count)
system.cpu2.numCycles                          809451                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                         923000                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     112                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                        876670                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   642                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined              150076                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined           271916                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                 40                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples             565178                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.551140                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.426008                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                   360644     63.81%     63.81% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                    24518      4.34%     68.15% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                    24201      4.28%     72.43% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                    29155      5.16%     77.59% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                    34564      6.12%     83.70% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                    32284      5.71%     89.42% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                    21345      3.78%     93.19% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                    19197      3.40%     96.59% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                    19270      3.41%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total               565178                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                   3730     62.96%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     62.96% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   384      6.48%     69.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     69.45% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                    49      0.83%     70.27% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%     70.27% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     70.27% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     70.27% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  51      0.86%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::Matrix                      0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixMov                   0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MatrixOP                    0      0.00%     71.13% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                   996     16.81%     87.95% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                  597     10.08%     98.02% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead               57      0.96%     98.99% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite              60      1.01%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass         6895      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu       540338     61.64%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           24      0.00%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv         1814      0.21%     62.63% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd        57547      6.56%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt           32      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     69.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd          760      0.09%     69.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        15430      1.76%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     71.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt         1965      0.22%     71.27% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc         5678      0.65%     71.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     71.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift          605      0.07%     71.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     71.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     71.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd        34349      3.92%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt         5482      0.63%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult        20020      2.28%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::Matrix            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixMov            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MatrixOP            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead       101441     11.57%     90.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite        28662      3.27%     93.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        49494      5.65%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite         6129      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total        876670                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.083043                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                               5924                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.006757                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                 1870246                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites                 824416                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses         638012                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   454838                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  248959                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          224592                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                     648005                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      227694                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                           870228                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                       149429                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                     6442                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                            183708                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                         46726                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                       34279                       # Number of stores executed (Count)
system.cpu2.numRate                          1.075084                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           1538                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         244273                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                     463966                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                       773036                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              1.744634                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         1.744634                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.573186                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.573186                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                    865068                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                   535785                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                     285878                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                    212124                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                     248534                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                    243957                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                   327045                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                      18                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads        152599                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores        37238                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads        12433                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores          631                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                  61303                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted            47470                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect             3611                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups               25882                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBUpdates                2397                       # Number of BTB updates (Count)
system.cpu2.branchPred.BTBHits                  24015                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.927865                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                   3515                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups           2831                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits              1809                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            1022                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted          372                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts         148364                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls             72                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts             3599                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples       543576                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.422130                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.710541                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0         385090     70.84%     70.84% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1          32876      6.05%     76.89% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2          16145      2.97%     79.86% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3          15311      2.82%     82.68% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4           8556      1.57%     84.25% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5          14833      2.73%     86.98% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6           4833      0.89%     87.87% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7           2906      0.53%     88.41% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8          63026     11.59%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total       543576                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted              463966                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted                773036                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                     160057                       # Number of memory references committed (Count)
system.cpu2.commit.loads                       130777                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         36                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                     41130                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                    215603                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                     608367                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                 2579                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass         4575      0.59%      0.59% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu       471211     60.96%     61.55% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           18      0.00%     61.55% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv         1601      0.21%     61.76% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd        55144      7.13%     68.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt           32      0.00%     68.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd          506      0.07%     68.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        13764      1.78%     70.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     70.74% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt         1184      0.15%     70.89% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc         5278      0.68%     71.58% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift          278      0.04%     71.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd        34198      4.42%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt         5274      0.68%     76.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            4      0.00%     76.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.72% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult        19912      2.58%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::Matrix            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixMov            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MatrixOP            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead        85098     11.01%     90.30% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite        23492      3.04%     93.34% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        45679      5.91%     99.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite         5788      0.75%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total       773036                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples        63026                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.decode.idleCycles                  147345                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles               273607                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                   130200                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles                10094                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                  3932                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved               23245                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                  625                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts                957417                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 3225                       # Number of squashed instructions handled by decode (Count)
system.cpu2.fetch.icacheStallCycles            145748                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                        584554                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                      61303                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches             29339                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                       379307                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                   9088                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                 642                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles         5759                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles        29178                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                    60654                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                 1531                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples            565178                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             1.759888                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.112951                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                  413830     73.22%     73.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                    6640      1.17%     74.40% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                    4171      0.74%     75.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                    9215      1.63%     76.76% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                    9377      1.66%     78.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                   10659      1.89%     80.31% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                    9125      1.61%     81.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                   10818      1.91%     83.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                   91343     16.16%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total              565178                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.075734                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.722161                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                     3932                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                    152082                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                    8186                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts                923112                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                 317                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                  152599                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                  37238                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   52                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                      938                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                    6761                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           203                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           925                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect         3161                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                4086                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                  864866                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount                 862604                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                   669523                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                  1073322                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       1.065665                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.623786                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.lsq0.forwLoads                      20484                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                  21822                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                  27                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                203                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                  7958                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                 931                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                   723                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples            130777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            16.786232                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           76.158559                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9                123761     94.64%     94.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                 474      0.36%     95.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29                  14      0.01%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                  18      0.01%     95.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                  30      0.02%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                  23      0.02%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                   6      0.00%     95.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79                  22      0.02%     95.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89                  20      0.02%     95.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                  20      0.02%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109                35      0.03%     95.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119                24      0.02%     95.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129                51      0.04%     95.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               199      0.15%     95.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149               227      0.17%     95.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159               356      0.27%     95.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169               288      0.22%     96.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179               307      0.23%     96.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189               417      0.32%     96.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199               366      0.28%     96.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209               387      0.30%     97.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219               399      0.31%     97.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               351      0.27%     97.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239               262      0.20%     97.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249               277      0.21%     98.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259               159      0.12%     98.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269               176      0.13%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279               166      0.13%     98.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289               140      0.11%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299               132      0.10%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows            1670      1.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            3022                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total              130777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                 147648                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                  34288                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     1006                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                      171                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                  61281                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     1108                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                  3932                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                  152402                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                 205910                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles          2734                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                   134140                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles                66060                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts                944619                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                 2496                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                 15249                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                 11035                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents                 40156                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands            1554163                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                    2827369                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                  985042                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   304070                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps              1259383                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                  294780                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                     79                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                    44646                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                         1399792                       # The number of ROB reads (Count)
system.cpu2.rob.writes                        1864494                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                  463966                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                    773036                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   42                       # Number of system calls (Count)
system.cpu3.numCycles                          591889                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                         313186                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                      86                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                        284547                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   414                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined               92568                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined           178625                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                 29                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples             376696                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.755376                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.755716                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                   298400     79.22%     79.22% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                    15253      4.05%     83.26% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                    12810      3.40%     86.66% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                    13239      3.51%     90.18% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                    10908      2.90%     93.08% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                     9629      2.56%     95.63% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                     7056      1.87%     97.50% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                     5364      1.42%     98.93% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                     4037      1.07%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total               376696                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                   2823     55.99%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     55.99% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                    17      0.34%     56.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     56.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                    15      0.30%     56.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%     56.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     56.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     56.62% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                  20      0.40%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::Matrix                      0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixMov                   0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MatrixOP                    0      0.00%     57.02% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                  1629     32.31%     89.33% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                  448      8.89%     98.21% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead               33      0.65%     98.87% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite              57      1.13%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass         2384      0.84%      0.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu       199184     70.00%     70.84% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           22      0.01%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv         1433      0.50%     71.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         5901      2.07%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt           48      0.02%     73.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     73.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     73.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     73.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     73.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd          434      0.15%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu         2649      0.93%     74.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     74.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt         1156      0.41%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc         1621      0.57%     75.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift          349      0.12%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     75.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd         1026      0.36%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt          579      0.20%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult         1026      0.36%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::Matrix            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixMov            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MatrixOP            0      0.00%     76.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead        44193     15.53%     92.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite        15606      5.48%     97.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead         4581      1.61%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite         2355      0.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total        284547                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.480744                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                               5042                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.017719                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                  907074                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites                 376364                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses         254282                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                    44172                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                   29598                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses           21401                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                     265070                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                       22135                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                           281082                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                        47946                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                     3465                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                             65619                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                         22807                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                       17673                       # Number of stores executed (Count)
system.cpu3.numRate                          0.474890                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           1345                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         215193                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                     126055                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                       220704                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              4.695482                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         4.695482                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.212971                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.212971                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                    333283                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                   200447                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                      22756                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                     18520                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                     128302                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                    101132                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                   115949                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                      27                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads         49307                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores        19682                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads         6684                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores         1692                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                  32795                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted            27563                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect             2467                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups               14265                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBUpdates                1835                       # Number of BTB updates (Count)
system.cpu3.branchPred.BTBHits                  12626                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.885103                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                   1349                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 3                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            816                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits               115                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             701                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted          249                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts          91726                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts             2318                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples       363147                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.607754                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     1.817454                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0         310234     85.43%     85.43% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1          12350      3.40%     88.83% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2           7907      2.18%     91.01% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3           8492      2.34%     93.35% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4           3228      0.89%     94.23% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5           3270      0.90%     95.14% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6           1059      0.29%     95.43% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7           1408      0.39%     95.81% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8          15199      4.19%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total       363147                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted              126055                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted                220704                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                      50550                       # Number of memory references committed (Count)
system.cpu3.commit.loads                        36506                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                     19223                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                     18652                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                     207144                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  743                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass          981      0.44%      0.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu       155039     70.25%     70.69% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           15      0.01%     70.70% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv         1313      0.59%     71.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         5534      2.51%     73.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt           48      0.02%     73.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd          326      0.15%     73.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu         2016      0.91%     74.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt          762      0.35%     75.23% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc         1351      0.61%     75.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     75.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.84% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift          145      0.07%     75.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd         1024      0.46%     76.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.37% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt          576      0.26%     76.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.63% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult         1024      0.46%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::Matrix            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixMov            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MatrixOP            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead        32915     14.91%     92.01% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite        11977      5.43%     97.44% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead         3591      1.63%     99.06% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite         2067      0.94%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total       220704                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples        15199                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.decode.idleCycles                  106467                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles               218275                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                    42168                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles                 7239                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                  2547                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved               12216                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                  536                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts                332976                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 2852                       # Number of squashed instructions handled by decode (Count)
system.cpu3.fetch.icacheStallCycles            103975                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                        200186                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                      32795                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches             14090                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                       231884                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                   6148                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                 460                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles         2573                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles        34730                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                    21911                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                 1212                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples            376696                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.951821                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            2.431389                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                  319935     84.93%     84.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                    3256      0.86%     85.80% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                    2556      0.68%     86.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                    3178      0.84%     87.32% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                    5163      1.37%     88.69% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                    3713      0.99%     89.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                    3674      0.98%     90.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                    2384      0.63%     91.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                   32837      8.72%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total              376696                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.055407                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.338215                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                     2547                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                    129266                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                    4447                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts                313272                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                 292                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                   49307                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                  19682                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   48                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                      751                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                    3266                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           126                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           423                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect         2234                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                2657                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                  277372                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount                 275683                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                   207644                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                   342167                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.465768                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.606850                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.lsq0.forwLoads                       8017                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                  12801                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                  11                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                126                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                  5638                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   2                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                   747                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples             36506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            52.008382                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          143.966858                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9                 30571     83.74%     83.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19                  17      0.05%     83.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29                  15      0.04%     83.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                  18      0.05%     83.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                  16      0.04%     83.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                  10      0.03%     83.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                  17      0.05%     84.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79                  22      0.06%     84.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89                   9      0.02%     84.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                  11      0.03%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109                22      0.06%     84.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119                38      0.10%     84.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129                27      0.07%     84.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139               103      0.28%     84.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149               227      0.62%     85.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159               253      0.69%     85.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169               298      0.82%     86.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179               268      0.73%     87.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189               284      0.78%     88.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199               298      0.82%     89.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209               354      0.97%     90.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219               309      0.85%     90.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               288      0.79%     91.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239               225      0.62%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249               197      0.54%     92.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259               169      0.46%     93.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269               140      0.38%     93.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279               125      0.34%     94.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289               139      0.38%     94.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299               152      0.42%     94.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows            1884      5.16%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            1943                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total               36506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                  45684                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                  17678                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                      886                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                      173                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                  22310                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                      721                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                  2547                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                  110168                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                 168826                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles          4077                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                    45042                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles                46036                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts                325383                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                 1948                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                 10974                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  5352                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents                 28914                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands             599684                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                    1116429                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                  410612                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                    28734                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps               411710                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                  187974                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                     89                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                 74                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                    34736                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                          658779                       # The number of ROB reads (Count)
system.cpu3.rob.writes                         638478                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                  126055                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                    220704                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   33                       # Number of system calls (Count)
system.cpu4.numCycles                       117917685                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                      165548239                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     894                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                     157871151                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   796                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            46903654                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined         31518086                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                126                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          116865888                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              1.350875                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             2.196119                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                 73930751     63.26%     63.26% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  8470076      7.25%     70.51% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  7188031      6.15%     76.66% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                  6529342      5.59%     82.25% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  5963115      5.10%     87.35% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  5237446      4.48%     91.83% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  4124369      3.53%     95.36% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  2730981      2.34%     97.70% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  2691777      2.30%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            116865888                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                 319304     23.05%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    4      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%     23.05% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                 48548      3.51%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                    15      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                  17      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd               34      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt               21      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%     26.56% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult           30109      2.17%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::Matrix                      0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixMov                   0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MatrixOP                    0      0.00%     28.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                831054     60.00%     88.74% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite                 1496      0.11%     88.85% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead           154219     11.13%     99.98% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite             265      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass         8014      0.01%      0.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     84283602     53.39%     53.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult          604      0.00%     53.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv         1567      0.00%     53.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd     19353730     12.26%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt           32      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd          478      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu      4800504      3.04%     68.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     68.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt         2155      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc         3297      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift          447      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     68.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      3839668      2.43%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt      3721345      2.36%     73.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv       546646      0.35%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      3398508      2.15%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::Matrix            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixMov            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MatrixOP            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead     21928009     13.89%     89.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite      1792894      1.14%     91.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead     11894634      7.53%     98.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      2295017      1.45%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total     157871151                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        1.338825                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            1385086                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.008774                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               325381410                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites              136768850                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses      103464652                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                108612662                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                75686298                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        52772242                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                  104825287                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    54422936                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                        157837938                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                     33813916                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                    33213                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                          37901137                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       1901833                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                     4087221                       # Number of stores executed (Count)
system.cpu4.numRate                          1.338543                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                          16398                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                        1051797                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.committedInsts                   80717107                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                    118645479                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                              1.460876                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                         1.460876                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.684521                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.684521                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                 156141761                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 98107366                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   51372307                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                  50509677                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   18681401                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                  51681391                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 53338982                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                      18                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads      34252435                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores      4798489                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads      6724191                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       719802                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2074909                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          1958514                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect            15499                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             1919624                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBUpdates                3358                       # Number of BTB updates (Count)
system.cpu4.branchPred.BTBHits                1916932                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.998598                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                   4693                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 6                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups           2574                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits              1346                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses            1228                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted          348                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts       46795524                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            768                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts            15493                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    110881312                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     1.070022                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     2.581880                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0       90841403     81.93%     81.93% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        3818692      3.44%     85.37% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         761877      0.69%     86.06% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         431918      0.39%     86.45% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4         625387      0.56%     87.01% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5        1302830      1.17%     88.19% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6         725482      0.65%     88.84% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         351095      0.32%     89.16% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8       12022628     10.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    110881312                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            80717107                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted             118645479                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                   28421351                       # Number of memory references committed (Count)
system.cpu4.commit.loads                     24801566                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                        500                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   1569535                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  43491944                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   86151747                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                 3672                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass         4897      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     61349801     51.71%     51.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult          591      0.00%     51.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv         1429      0.00%     51.71% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd     13594780     11.46%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt           32      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd          350      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu      4103934      3.46%     66.63% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     66.63% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt         1672      0.00%     66.63% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc         2990      0.00%     66.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift          164      0.00%     66.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      3703936      3.12%     69.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt      3605595      3.04%     72.80% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv       519938      0.44%     73.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      3334019      2.81%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::Matrix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixMov            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MatrixOP            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead     15955648     13.45%     89.49% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite      1461725      1.23%     90.73% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      8845918      7.46%     98.18% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2158060      1.82%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total    118645479                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples     12022628                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.decode.idleCycles                 8241110                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles             84897415                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                 19701564                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              3714923                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                310876                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1797808                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                  913                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts             168999336                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                 4441                       # Number of squashed instructions handled by decode (Count)
system.cpu4.fetch.icacheStallCycles          13036843                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                     125173964                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2074909                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           1922971                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    103475238                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 623558                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                1745                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles         6205                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.icacheWaitRetryStallCycles        34078                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu4.fetch.cacheLines                 10886973                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                10812                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         116865888                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             1.563668                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            2.984358                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0                88095322     75.38%     75.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                 2023597      1.73%     77.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                 1579002      1.35%     78.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                 1971216      1.69%     80.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  928525      0.79%     80.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                 1661461      1.42%     82.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 1880123      1.61%     83.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                 1471046      1.26%     85.23% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                17255596     14.77%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           116865888                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.017596                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       1.061537                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                   310876                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   9358160                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                11574959                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts             165549133                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                 993                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                34252435                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts                4798489                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                  313                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                    99167                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                11350888                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents          2524                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect         11944                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect         4194                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts               16138                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit               157418210                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount              156236894                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                126178932                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                186866749                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       1.324966                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.675235                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu4.lsq0.forwLoads                    8383967                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                9450869                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                 399                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation               2524                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores               1178704                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads              296810                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                  1001                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples          24801566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean             9.479237                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev           58.903593                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9              22856803     92.16%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19               10408      0.04%     92.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29              228879      0.92%     93.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39              516640      2.08%     95.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49              349825      1.41%     96.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59              219145      0.88%     97.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69              130683      0.53%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79               77743      0.31%     98.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               47727      0.19%     98.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               29879      0.12%     98.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             19469      0.08%     98.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             14031      0.06%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             12994      0.05%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             24182      0.10%     98.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             36361      0.15%     99.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             33643      0.14%     99.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             28134      0.11%     99.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             23026      0.09%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             16475      0.07%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             13102      0.05%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             10549      0.04%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219              8275      0.03%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229              6509      0.03%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239              5477      0.02%     99.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249              5388      0.02%     99.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259              4887      0.02%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269              4684      0.02%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279              4291      0.02%     99.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289              4295      0.02%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299              4051      0.02%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows           54011      0.22%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2941                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total            24801566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               33811262                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses                4087226                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     1969                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     1796                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses               10887943                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                     1362                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                310876                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 9786754                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               22087340                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles          2338                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                 21734166                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles             62944414                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts             166008238                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents                50916                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               1859031                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents              57320913                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents               3539851                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands          294855764                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  472154886                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups               163394492                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 63114068                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps            209335450                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                85520314                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                     80                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                 65                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 21405913                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       260487060                       # The number of ROB reads (Count)
system.cpu4.rob.writes                      336866713                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                80717107                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                 118645479                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.workload.numSyscalls                   42                       # Number of system calls (Count)
system.cpu5.numCycles                         5433721                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       11165892                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     458                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      10748674                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                  1733                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined             1085946                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined          2673614                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                188                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples            5043256                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              2.131297                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             2.469000                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                  2145042     42.53%     42.53% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                   571670     11.34%     53.87% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                   462501      9.17%     63.04% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   450898      8.94%     71.98% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                   450561      8.93%     80.91% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                   322232      6.39%     87.30% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                   239353      4.75%     92.05% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                   158206      3.14%     95.19% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                   242793      4.81%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total              5043256                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  40775     39.90%     39.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%     39.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%     39.90% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                 1999      1.96%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     4      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%     41.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                   201      0.20%     42.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%     42.06% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                   184      0.18%     42.24% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%     42.24% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                 120      0.12%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd                0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                1      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               1      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::Matrix                      0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixMov                   0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MatrixOP                    0      0.00%     42.36% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                 29408     28.78%     71.14% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite                10649     10.42%     81.56% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead            18592     18.19%     99.75% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite             252      0.25%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass        38432      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu      6153778     57.25%     57.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult         4155      0.04%     57.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv        36918      0.34%     57.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       785673      7.31%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt          160      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     65.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd         6131      0.06%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu       316528      2.94%     68.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     68.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt        13121      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc        66296      0.62%     69.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     69.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift         1176      0.01%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd       351246      3.27%     72.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.32% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt        96007      0.89%     73.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv        22533      0.21%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.42% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult       320230      2.98%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::Matrix            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixMov            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MatrixOP            0      0.00%     76.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1151761     10.72%     87.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite       509350      4.74%     91.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead       711025      6.62%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite       164154      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      10748674                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        1.978142                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                             102186                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.009507                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads                20282284                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites                9010443                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses        7505398                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                  6362239                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                 3242213                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses         3133665                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                    7620742                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                     3191686                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         10723947                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                      1857660                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                    24727                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                           2528948                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                        686695                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                      671288                       # Number of stores executed (Count)
system.cpu5.numRate                          1.973592                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                           2692                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                         390465                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.committedInsts                    5770369                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     10080404                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                              0.941659                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                         0.941659                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              1.061955                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         1.061955                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  10720987                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                  5984989                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                    3833287                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                   2886496                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                    3461922                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                   3220269                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                  4218065                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                      90                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads       1855136                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores       703505                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       529325                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       155626                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                 786483                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted           585680                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect            14510                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups              379138                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBUpdates                8545                       # Number of BTB updates (Count)
system.cpu5.branchPred.BTBHits                 376628                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.993380                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                  37126                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                17                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups          28802                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits             26898                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses            1904                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted          630                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts        1081239                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts            14571                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples      4898092                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     2.058027                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     2.917758                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0        2514073     51.33%     51.33% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1         704877     14.39%     65.72% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         195609      3.99%     69.71% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         312665      6.38%     76.10% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4         151100      3.08%     79.18% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         179687      3.67%     82.85% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          62993      1.29%     84.13% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7          51183      1.04%     85.18% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         725905     14.82%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total      4898092                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted             5770369                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              10080404                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    2336273                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      1702000                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                    660750                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                   3097087                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                    7835048                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                34423                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass        33453      0.33%      0.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu      5715436     56.70%     57.03% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv        34734      0.34%     57.42% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       778219      7.72%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead      1034268     10.26%     87.08% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       471027      4.67%     91.76% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     10080404                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       725905                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.decode.idleCycles                  749365                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles              2653799                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  1301732                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles               323049                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                 15311                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved              363641                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                  802                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              11355723                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                 4034                       # Number of squashed instructions handled by decode (Count)
system.cpu5.fetch.icacheStallCycles            730708                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                       6695467                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                     786483                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches            440652                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                      4241872                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                  32192                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                1266                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles         5810                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.icacheWaitRetryStallCycles        47504                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu5.fetch.cacheLines                   589963                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                 3313                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples           5043256                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             2.307584                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            3.346001                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0                 3222773     63.90%     63.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                   64051      1.27%     65.17% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                   91048      1.81%     66.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  122746      2.43%     69.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  160041      3.17%     72.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  107207      2.13%     74.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                  129346      2.56%     77.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                   97273      1.93%     79.20% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 1048771     20.80%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total             5043256                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.144741                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       1.232207                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                    15311                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   1354894                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                   53579                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              11166350                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                 552                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                 1855136                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts                 703505                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                  230                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     9460                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                   39142                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents           369                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect          5578                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect        10502                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts               16080                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                10647506                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               10639063                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                  7869509                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 13570861                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       1.957970                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.579883                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu5.lsq0.forwLoads                     368267                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                 153136                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                 115                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                369                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores                 69232                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads               64871                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                  1356                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           1702000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean             7.431847                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev           31.269831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1629634     95.75%     95.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19               12285      0.72%     96.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               21082      1.24%     97.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39                1454      0.09%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49                 684      0.04%     97.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59                 370      0.02%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69                 219      0.01%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79                 137      0.01%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89                 145      0.01%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99                 155      0.01%     97.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109               267      0.02%     97.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119               354      0.02%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129               662      0.04%     97.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139              1544      0.09%     98.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149              2653      0.16%     98.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159              2897      0.17%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169              3641      0.21%     98.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179              4032      0.24%     98.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189              3649      0.21%     99.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199              3540      0.21%     99.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209              2943      0.17%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219              2307      0.14%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229              1623      0.10%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239              1188      0.07%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249               743      0.04%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259               539      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269               304      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279               261      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289               240      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299               201      0.01%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows            2247      0.13%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            1895                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             1702000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses                1853755                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses                 671306                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     3356                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                      471                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                 590858                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                     1428                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                 15311                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                  865790                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles                1699585                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles          4961                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  1498211                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles               959398                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              11265389                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents                10152                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents                629841                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                 79724                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents                185258                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.fullRegistersEvents            391                       # Number of times there has been no free registers (Count)
system.cpu5.rename.renamedOperands           18924379                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                   35043118                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                11775023                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                  3920337                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             16502711                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                 2421668                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                    183                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                168                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                  1574067                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                        15328227                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       22468632                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                 5770369                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  10080404                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu6.numCycles                          826980                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                         921985                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     109                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                        875722                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   690                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined              149058                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined           272171                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                 37                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples             573896                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              1.525925                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             2.412348                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                   369083     64.31%     64.31% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                    24788      4.32%     68.63% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                    24460      4.26%     72.89% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                    29306      5.11%     78.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                    34439      6.00%     84.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                    32111      5.60%     89.60% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                    21386      3.73%     93.32% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                    19115      3.33%     96.65% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                    19208      3.35%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total               573896                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                   3649     62.59%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%     62.59% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     2      0.03%     62.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%     62.62% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                   384      6.59%     69.21% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%     69.21% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                    55      0.94%     70.15% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%     70.15% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                  47      0.81%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd                0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::Matrix                      0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixMov                   0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MatrixOP                    0      0.00%     70.96% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                   992     17.02%     87.98% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite                  575      9.86%     97.84% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead               69      1.18%     99.02% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite              57      0.98%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass         6949      0.79%      0.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu       539599     61.62%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           21      0.00%     62.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv         1814      0.21%     62.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd        57527      6.57%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt           32      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     69.19% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd          747      0.09%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     69.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu        15427      1.76%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     71.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt         1949      0.22%     71.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc         5670      0.65%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     71.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift          597      0.07%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     71.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd        34343      3.92%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.90% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt         5482      0.63%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            5      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult        20017      2.29%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::Matrix            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixMov            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MatrixOP            0      0.00%     78.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead       101406     11.58%     90.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite        28513      3.26%     93.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead        49512      5.65%     99.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite         6112      0.70%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total        875722                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        1.058940                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                               5830                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.006657                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads                 1877184                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites                 822571                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses         637025                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                   454676                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                  248769                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses          224445                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                     646992                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                      227611                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                           869284                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                       149395                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                     6438                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                            183510                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                         46689                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                       34115                       # Number of stores executed (Count)
system.cpu6.numRate                          1.051155                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                           1567                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                         253084                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.committedInsts                     463966                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                       773036                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                              1.782415                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                         1.782415                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.561037                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.561037                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                    863940                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                   534945                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                     285699                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                    211999                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                     248720                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                    243821                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                   326689                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                      18                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads        152448                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores        37074                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads        12447                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores          464                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                  61230                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted            47461                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect             3601                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups               25780                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBUpdates                2388                       # Number of BTB updates (Count)
system.cpu6.branchPred.BTBHits                  23949                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.928976                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                   3534                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 7                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups           2803                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits              1798                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses            1005                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted          367                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts         147531                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls             72                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts             3647                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples       552315                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     1.399629                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     2.694498                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0         393703     71.28%     71.28% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1          32957      5.97%     77.25% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2          16217      2.94%     80.19% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3          15326      2.77%     82.96% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4           8583      1.55%     84.51% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5          14816      2.68%     87.20% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6           4778      0.87%     88.06% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7           2893      0.52%     88.59% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8          63042     11.41%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total       552315                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted              463966                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted                773036                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                     160057                       # Number of memory references committed (Count)
system.cpu6.commit.loads                       130777                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         36                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                     41130                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                    215603                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                     608367                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                 2579                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass         4575      0.59%      0.59% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu       471211     60.96%     61.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           18      0.00%     61.55% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv         1601      0.21%     61.76% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd        55144      7.13%     68.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt           32      0.00%     68.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     68.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd          506      0.07%     68.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     68.96% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu        13764      1.78%     70.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     70.74% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt         1184      0.15%     70.89% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc         5278      0.68%     71.58% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     71.58% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift          278      0.04%     71.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     71.61% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd        34198      4.42%     76.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.04% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt         5274      0.68%     76.72% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            4      0.00%     76.72% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.72% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult        19912      2.58%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::Matrix            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixMov            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MatrixOP            0      0.00%     79.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead        85098     11.01%     90.30% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite        23492      3.04%     93.34% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead        45679      5.91%     99.25% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite         5788      0.75%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total       773036                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples        63042                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.decode.idleCycles                  146675                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles               283146                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                   129768                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles                10318                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                  3989                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved               23205                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                  626                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts                956349                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                 3258                       # Number of squashed instructions handled by decode (Count)
system.cpu6.fetch.icacheStallCycles            145635                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                        583591                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                      61230                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches             29281                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                       386733                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                   9204                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                 903                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles         5773                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.icacheWaitRetryStallCycles        30250                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu6.fetch.cacheLines                    60591                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                 1571                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples            573896                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             1.730362                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            3.094696                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0                  422766     73.67%     73.67% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                    6598      1.15%     74.82% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                    4230      0.74%     75.55% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                    9186      1.60%     77.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                    9347      1.63%     78.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                   10656      1.86%     80.64% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                    9166      1.60%     82.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                   10808      1.88%     84.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                   91139     15.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total              573896                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.074040                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.705689                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                     3989                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                    158463                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                    7542                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts                922094                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                 311                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                  152448                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts                  37074                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   51                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     1042                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                    6006                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents           204                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           933                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect         3205                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                4138                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                  863802                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount                 861470                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                   668482                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                  1071667                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       1.041706                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.623778                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu6.lsq0.forwLoads                      20860                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                  21671                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                  26                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                204                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores                  7794                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                 935                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                   755                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples            130777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean            16.828441                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev           74.886241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9                123720     94.60%     94.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19                 462      0.35%     94.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29                  25      0.02%     94.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39                  22      0.02%     94.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49                  28      0.02%     95.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59                  29      0.02%     95.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69                  13      0.01%     95.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79                  20      0.02%     95.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89                  32      0.02%     95.09% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99                  30      0.02%     95.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109                51      0.04%     95.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119                22      0.02%     95.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129                27      0.02%     95.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139                89      0.07%     95.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149               215      0.16%     95.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159               289      0.22%     95.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169               367      0.28%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179               343      0.26%     96.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189               411      0.31%     96.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199               367      0.28%     96.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209               373      0.29%     97.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219               373      0.29%     97.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229               356      0.27%     97.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239               339      0.26%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249               286      0.22%     98.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259               219      0.17%     98.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269               162      0.12%     98.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279               122      0.09%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289               177      0.14%     98.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299               133      0.10%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows            1675      1.28%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2779                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total              130777                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses                 147533                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses                  34124                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                      994                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                      188                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                  61274                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                     1175                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                  3989                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                  151808                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles                 214118                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles          2603                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                   133834                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles                67544                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts                943625                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents                 2923                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents                 13823                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  8252                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents                 44003                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands            1552889                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                    2824962                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                  983951                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                   303809                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps              1259383                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                  293506                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                     77                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                 67                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                    45758                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                         1407591                       # The number of ROB reads (Count)
system.cpu6.rob.writes                        1862800                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                  463966                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                    773036                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.workload.numSyscalls                   42                       # Number of system calls (Count)
system.cpu7.numCycles                          609516                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                         312696                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                      83                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                        284083                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   429                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined               92075                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined           178102                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                 26                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples             391498                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.725631                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.724856                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                   313018     79.95%     79.95% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                    15451      3.95%     83.90% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                    12950      3.31%     87.21% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                    13196      3.37%     90.58% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                    10980      2.80%     93.38% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                     9574      2.45%     95.83% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                     6981      1.78%     97.61% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                     5316      1.36%     98.97% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                     4032      1.03%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total               391498                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                   2794     56.19%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%     56.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                    17      0.34%     56.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%     56.54% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                    11      0.22%     56.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%     56.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%     56.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%     56.76% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                  23      0.46%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd                0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::Matrix                      0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixMov                   0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MatrixOP                    0      0.00%     57.22% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                  1598     32.14%     89.36% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite                  439      8.83%     98.19% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead               38      0.76%     98.95% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite              52      1.05%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass         2439      0.86%      0.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu       198821     69.99%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           20      0.01%     70.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv         1433      0.50%     71.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd         5905      2.08%     73.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     73.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt           48      0.02%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     73.45% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd          431      0.15%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     73.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu         2636      0.93%     74.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     74.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt         1125      0.40%     74.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc         1598      0.56%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     75.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift          347      0.12%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     75.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd         1026      0.36%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     75.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt          579      0.20%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     76.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult         1026      0.36%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::Matrix            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixMov            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MatrixOP            0      0.00%     76.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead        44048     15.51%     92.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite        15585      5.49%     97.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead         4654      1.64%     99.17% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite         2362      0.83%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total        284083                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.466080                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                               4972                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.017502                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads                  920872                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites                 375417                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses         253870                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                    44193                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                   29558                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses           21335                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                     264474                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                       22142                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                           280620                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                        47843                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                     3463                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                             65512                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                         22756                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                       17669                       # Number of stores executed (Count)
system.cpu7.numRate                          0.460398                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                           1369                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                         218018                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.committedInsts                     126055                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                       220704                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                              4.835318                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                         4.835318                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.206812                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.206812                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                    332904                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                   200108                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                      22577                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                     18471                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                     128241                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                    101115                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                   115730                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                      27                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads         49292                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores        19735                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads         6653                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores         1792                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                  32685                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted            27475                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect             2462                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups               14231                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBUpdates                1833                       # Number of BTB updates (Count)
system.cpu7.branchPred.BTBHits                  12581                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.884056                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                   1351                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 4                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            807                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits               116                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             691                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted          245                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts          91174                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls             57                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts             2379                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples       378000                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.583873                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     1.784624                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0         325045     85.99%     85.99% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1          12388      3.28%     89.27% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2           7880      2.08%     91.35% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3           8505      2.25%     93.60% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4           3242      0.86%     94.46% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5           3317      0.88%     95.34% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6           1032      0.27%     95.61% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7           1432      0.38%     95.99% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8          15159      4.01%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total       378000                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted              126055                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted                220704                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                      50550                       # Number of memory references committed (Count)
system.cpu7.commit.loads                        36506                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         20                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                     19223                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                     18652                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                     207144                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  743                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass          981      0.44%      0.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu       155039     70.25%     70.69% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           15      0.01%     70.70% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv         1313      0.59%     71.29% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd         5534      2.51%     73.80% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     73.80% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt           48      0.02%     73.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     73.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd          326      0.15%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     73.97% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu         2016      0.91%     74.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     74.88% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt          762      0.35%     75.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc         1351      0.61%     75.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     75.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     75.84% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift          145      0.07%     75.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     75.91% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd         1024      0.46%     76.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     76.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     76.37% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt          576      0.26%     76.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     76.63% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult         1024      0.46%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::Matrix            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixMov            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MatrixOP            0      0.00%     77.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead        32915     14.91%     92.01% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite        11977      5.43%     97.44% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead         3591      1.63%     99.06% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite         2067      0.94%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total       220704                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples        15159                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.decode.idleCycles                  104989                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles               234547                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                    42079                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles                 7280                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                  2603                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved               12181                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                  533                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts                332425                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                 2793                       # Number of squashed instructions handled by decode (Count)
system.cpu7.fetch.icacheStallCycles            101521                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                        199595                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                      32685                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches             14048                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                       248730                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                   6248                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                 593                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles         2953                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.icacheWaitRetryStallCycles        34577                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu7.fetch.cacheLines                    21932                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                 1213                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples            391498                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.912914                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            2.387760                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0                  334877     85.54%     85.54% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                    3201      0.82%     86.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                    2610      0.67%     87.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                    3175      0.81%     87.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                    5163      1.32%     89.15% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                    3768      0.96%     90.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                    3635      0.93%     91.04% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                    2396      0.61%     91.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                   32673      8.35%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total              391498                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.053625                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.327465                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                     2603                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                    130651                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                    6757                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts                312779                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                 293                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                   49292                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts                  19735                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   47                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                      774                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                    5568                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents           127                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           430                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect         2290                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                2720                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                  276934                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount                 275205                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                   207228                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                   341475                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.451514                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.606861                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu7.lsq0.forwLoads                       8045                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                  12786                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                  12                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                127                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores                  5691                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   2                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                   715                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples             36506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean            52.279653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          152.355940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9                 30632     83.91%     83.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19                  18      0.05%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29                  19      0.05%     84.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39                   9      0.02%     84.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49                  14      0.04%     84.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59                  13      0.04%     84.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69                  15      0.04%     84.15% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79                   3      0.01%     84.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89                  27      0.07%     84.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99                  20      0.05%     84.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109                17      0.05%     84.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119                16      0.04%     84.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129                19      0.05%     84.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139                70      0.19%     84.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149               160      0.44%     85.06% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159               287      0.79%     85.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169               290      0.79%     86.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179               348      0.95%     87.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189               337      0.92%     88.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199               378      1.04%     89.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209               285      0.78%     90.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219               258      0.71%     91.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229               230      0.63%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239               234      0.64%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249               171      0.47%     92.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259               209      0.57%     93.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269               158      0.43%     93.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279               120      0.33%     94.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289                77      0.21%     94.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299               122      0.33%     94.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows            1950      5.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total               36506                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses                  45627                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses                  17674                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                      855                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                      180                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                  22391                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                      790                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                  2603                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                  108663                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles                 173332                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles          3175                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                    45009                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles                58716                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts                324886                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents                 1952                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents                  9766                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  5856                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents                 41274                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands             598599                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                    1114642                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                  409901                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                    28639                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps               411710                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                  186889                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                     88                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                 74                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                    34686                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                          673146                       # The number of ROB reads (Count)
system.cpu7.rob.writes                         637320                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                  126055                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                    220704                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.workload.numSyscalls                   33                       # Number of system calls (Count)
system.cpu8.numCycles                       124327327                       # Number of cpu cycles simulated (Cycle)
system.cpu8.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu8.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu8.instsAdded                      164383977                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu8.nonSpecInstsAdded                     892                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu8.instsIssued                     156742530                       # Number of instructions issued (Count)
system.cpu8.squashedInstsIssued                   711                       # Number of squashed instructions issued (Count)
system.cpu8.squashedInstsExamined            45739390                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu8.squashedOperandsExamined         31700489                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu8.squashedNonSpecRemoved                124                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu8.numIssuedDist::samples          123401008                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::mean              1.270188                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::stdev             2.148829                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::0                 80446004     65.19%     65.19% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::1                  8682307      7.04%     72.23% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::2                  7326284      5.94%     78.16% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::3                  6444014      5.22%     83.39% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::4                  5873051      4.76%     88.14% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::5                  5210310      4.22%     92.37% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::6                  4085428      3.31%     95.68% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::7                  2649589      2.15%     97.82% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::8                  2684021      2.18%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu8.numIssuedDist::total            123401008                       # Number of insts issued each cycle (Count)
system.cpu8.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntAlu                 318509     23.37%     23.37% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntMult                     0      0.00%     23.37% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IntDiv                      0      0.00%     23.37% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatAdd                    7      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCmp                    0      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatCvt                    0      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMult                   0      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMultAcc                0      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatDiv                    0      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMisc                   0      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatSqrt                   0      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAdd                     1      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAddAcc                  0      0.00%     23.38% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAlu                 48452      3.56%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCmp                     0      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdCvt                    24      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMisc                    0      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMult                    0      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdMultAcc                 0      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShift                  16      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShiftAcc                0      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdDiv                     0      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSqrt                    0      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAdd               13      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatAlu                0      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCmp                0      0.00%     26.93% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatCvt               35      0.00%     26.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatDiv                0      0.00%     26.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMisc               0      0.00%     26.94% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMult           29143      2.14%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatMultAcc            0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatSqrt               0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAdd               0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceAlu               0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdReduceCmp               0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceAdd            0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdFloatReduceCmp            0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAes                     0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdAesMix                  0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash                0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha1Hash2               0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash              0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdSha256Hash2             0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma2               0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdShaSigma3               0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::SimdPredAlu                 0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::Matrix                      0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixMov                   0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MatrixOP                    0      0.00%     29.08% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemRead                810649     59.49%     88.57% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::MemWrite                 1832      0.13%     88.70% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemRead           153707     11.28%     99.98% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::FloatMemWrite             237      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu8.statIssuedInstType_0::No_OpClass         7824      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntAlu     83614571     53.35%     53.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntMult          604      0.00%     53.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IntDiv         1555      0.00%     53.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatAdd     19223571     12.26%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCmp            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatCvt           32      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMult            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatDiv            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMisc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatSqrt            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAdd          466      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAlu      4765908      3.04%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCmp            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdCvt         2084      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMisc         3267      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMult            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdMultAcc            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShift          416      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShiftAcc            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdDiv            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSqrt            0      0.00%     68.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAdd      3843741      2.45%     71.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatAlu            0      0.00%     71.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCmp            0      0.00%     71.11% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatCvt      3712813      2.37%     73.48% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatDiv       545146      0.35%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMult      3393694      2.17%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAdd            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdReduceCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAes            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdAesMix            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma2            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdShaSigma3            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::SimdPredAlu            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::Matrix            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixMov            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MatrixOP            0      0.00%     75.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemRead     21767353     13.89%     89.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::MemWrite      1768147      1.13%     91.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemRead     11795716      7.53%     98.54% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::FloatMemWrite      2295622      1.46%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu8.statIssuedInstType_0::total     156742530                       # Number of instructions issued per FU type, per thread (Count)
system.cpu8.issueRate                        1.260725                       # Inst issue rate ((Count/Cycle))
system.cpu8.fuBusy                            1362625                       # FU busy when requested (Count)
system.cpu8.fuBusyRate                       0.008693                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu8.intInstQueueReads               330126795                       # Number of integer instruction queue reads (Count)
system.cpu8.intInstQueueWrites              135253421                       # Number of integer instruction queue writes (Count)
system.cpu8.intInstQueueWakeupAccesses      102572020                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu8.fpInstQueueReads                108122609                       # Number of floating instruction queue reads (Count)
system.cpu8.fpInstQueueWrites                74873160                       # Number of floating instruction queue writes (Count)
system.cpu8.fpInstQueueWakeupAccesses        52566268                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu8.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu8.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu8.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu8.intAluAccesses                  103920221                       # Number of integer alu accesses (Count)
system.cpu8.fpAluAccesses                    54177110                       # Number of floating point alu accesses (Count)
system.cpu8.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu8.numInsts                        156710136                       # Number of executed instructions (Count)
system.cpu8.numLoadInsts                     33554592                       # Number of load instructions executed (Count)
system.cpu8.numSquashedInsts                    32394                       # Number of squashed instructions skipped in execute (Count)
system.cpu8.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu8.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu8.numRefs                          37617682                       # Number of memory reference insts executed (Count)
system.cpu8.numBranches                       1876216                       # Number of branches executed (Count)
system.cpu8.numStoreInsts                     4063090                       # Number of stores executed (Count)
system.cpu8.numRate                          1.260464                       # Inst execution rate ((Count/Cycle))
system.cpu8.timesIdled                          12613                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu8.idleCycles                         926319                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu8.committedInsts                   80717107                       # Number of Instructions Simulated (Count)
system.cpu8.committedOps                    118645479                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu8.cpi                              1.540285                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu8.totalCpi                         1.540285                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu8.ipc                              0.649231                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu8.totalIpc                         0.649231                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu8.intRegfileReads                 154774660                       # Number of integer regfile reads (Count)
system.cpu8.intRegfileWrites                 97298883                       # Number of integer regfile writes (Count)
system.cpu8.fpRegfileReads                   51339185                       # Number of floating regfile reads (Count)
system.cpu8.fpRegfileWrites                  50297087                       # Number of floating regfile writes (Count)
system.cpu8.ccRegfileReads                   18449160                       # number of cc regfile reads (Count)
system.cpu8.ccRegfileWrites                  51163071                       # number of cc regfile writes (Count)
system.cpu8.miscRegfileReads                 52899090                       # number of misc regfile reads (Count)
system.cpu8.miscRegfileWrites                      18                       # number of misc regfile writes (Count)
system.cpu8.MemDepUnit__0.insertedLoads      33998435                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.insertedStores      4732417                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__0.conflictingLoads      6658953                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__0.conflictingStores       703898                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu8.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu8.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu8.branchPred.lookups                2046998                       # Number of BP lookups (Count)
system.cpu8.branchPred.condPredicted          1932054                       # Number of conditional branches predicted (Count)
system.cpu8.branchPred.condIncorrect            15586                       # Number of conditional branches incorrect (Count)
system.cpu8.branchPred.BTBLookups             1896617                       # Number of BTB lookups (Count)
system.cpu8.branchPred.BTBUpdates                3342                       # Number of BTB updates (Count)
system.cpu8.branchPred.BTBHits                1893912                       # Number of BTB hits (Count)
system.cpu8.branchPred.BTBHitRatio           0.998574                       # BTB Hit Ratio (Ratio)
system.cpu8.branchPred.RASUsed                   4674                       # Number of times the RAS was used to get a target. (Count)
system.cpu8.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu8.branchPred.indirectLookups           2639                       # Number of indirect predictor lookups. (Count)
system.cpu8.branchPred.indirectHits              1336                       # Number of indirect target hits. (Count)
system.cpu8.branchPred.indirectMisses            1303                       # Number of indirect misses. (Count)
system.cpu8.branchPred.indirectMispredicted          352                       # Number of mispredicted indirect branches. (Count)
system.cpu8.commit.commitSquashedInsts       45679350                       # The number of squashed insts skipped by commit (Count)
system.cpu8.commit.commitNonSpecStalls            768                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu8.commit.branchMispredicts            15460                       # The number of times a branch was mispredicted (Count)
system.cpu8.commit.numCommittedDist::samples    117561479                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::mean     1.009221                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::stdev     2.521964                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::0       97612723     83.03%     83.03% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::1        3750432      3.19%     86.22% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::2         742577      0.63%     86.85% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::3         427185      0.36%     87.22% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::4         626810      0.53%     87.75% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::5        1270127      1.08%     88.83% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::6         716300      0.61%     89.44% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::7         349937      0.30%     89.74% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::8       12065388     10.26%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu8.commit.numCommittedDist::total    117561479                       # Number of insts commited each cycle (Count)
system.cpu8.commit.instsCommitted            80717107                       # Number of instructions committed (Count)
system.cpu8.commit.opsCommitted             118645479                       # Number of ops (including micro ops) committed (Count)
system.cpu8.commit.memRefs                   28421351                       # Number of memory references committed (Count)
system.cpu8.commit.loads                     24801566                       # Number of loads committed (Count)
system.cpu8.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu8.commit.membars                        500                       # Number of memory barriers committed (Count)
system.cpu8.commit.branches                   1569535                       # Number of branches committed (Count)
system.cpu8.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu8.commit.floating                  43491944                       # Number of committed floating point instructions. (Count)
system.cpu8.commit.integer                   86151747                       # Number of committed integer instructions. (Count)
system.cpu8.commit.functionCalls                 3672                       # Number of function calls committed. (Count)
system.cpu8.commit.committedInstType_0::No_OpClass         4897      0.00%      0.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntAlu     61349801     51.71%     51.71% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntMult          591      0.00%     51.71% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IntDiv         1429      0.00%     51.71% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatAdd     13594780     11.46%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCmp            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatCvt           32      0.00%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMult            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMultAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatDiv            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMisc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatSqrt            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAdd          350      0.00%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAddAcc            0      0.00%     63.17% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAlu      4103934      3.46%     66.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCmp            0      0.00%     66.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdCvt         1672      0.00%     66.63% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMisc         2990      0.00%     66.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMult            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdMultAcc            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShift          164      0.00%     66.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShiftAcc            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdDiv            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSqrt            0      0.00%     66.64% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAdd      3703936      3.12%     69.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.76% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatCvt      3605595      3.04%     72.80% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatDiv       519938      0.44%     73.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.24% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMult      3334019      2.81%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAes            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdAesMix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::Matrix            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixMov            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MatrixOP            0      0.00%     76.05% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemRead     15955648     13.45%     89.49% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::MemWrite      1461725      1.23%     90.73% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemRead      8845918      7.46%     98.18% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::FloatMemWrite      2158060      1.82%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu8.commit.committedInstType_0::total    118645479                       # Class of committed instruction (Count)
system.cpu8.commit.commitEligibleSamples     12065388                       # number cycles where commit BW limit reached (Cycle)
system.cpu8.decode.idleCycles                 7845038                       # Number of cycles decode is idle (Cycle)
system.cpu8.decode.blockedCycles             92031958                       # Number of cycles decode is blocked (Cycle)
system.cpu8.decode.runCycles                 19534267                       # Number of cycles decode is running (Cycle)
system.cpu8.decode.unblockCycles              3686828                       # Number of cycles decode is unblocking (Cycle)
system.cpu8.decode.squashCycles                302917                       # Number of cycles decode is squashing (Cycle)
system.cpu8.decode.branchResolved             1773165                       # Number of times decode resolved a branch (Count)
system.cpu8.decode.branchMispred                  901                       # Number of times decode detected a branch misprediction (Count)
system.cpu8.decode.decodedInsts             167806734                       # Number of instructions handled by decode (Count)
system.cpu8.decode.squashedInsts                 4376                       # Number of squashed instructions handled by decode (Count)
system.cpu8.fetch.icacheStallCycles          12508600                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu8.fetch.insts                     124157406                       # Number of instructions fetch has processed (Count)
system.cpu8.fetch.branches                    2046998                       # Number of branches that fetch encountered (Count)
system.cpu8.fetch.predictedBranches           1899922                       # Number of branches that fetch has predicted taken (Count)
system.cpu8.fetch.cycles                    110549357                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu8.fetch.squashCycles                 607610                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu8.fetch.miscStallCycles                 947                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu8.fetch.pendingTrapStallCycles         5313                       # Number of stall cycles due to pending traps (Cycle)
system.cpu8.fetch.icacheWaitRetryStallCycles        32986                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu8.fetch.cacheLines                 10762902                       # Number of cache lines fetched (Count)
system.cpu8.fetch.icacheSquashes                 9955                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu8.fetch.nisnDist::samples         123401008                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::mean             1.468541                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::stdev            2.915728                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::0                94848720     76.86%     76.86% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::1                 2003470      1.62%     78.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::2                 1594459      1.29%     79.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::3                 1937941      1.57%     81.35% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::4                  958236      0.78%     82.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::5                 1652251      1.34%     83.46% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::6                 1852019      1.50%     84.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::7                 1424369      1.15%     86.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::8                17129543     13.88%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.nisnDist::total           123401008                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu8.fetch.branchRate                 0.016465                       # Number of branch fetches per cycle (Ratio)
system.cpu8.fetch.rate                       0.998633                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu8.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu8.iew.squashCycles                   302917                       # Number of cycles IEW is squashing (Cycle)
system.cpu8.iew.blockCycles                   9862983                       # Number of cycles IEW is blocking (Cycle)
system.cpu8.iew.unblockCycles                13351787                       # Number of cycles IEW is unblocking (Cycle)
system.cpu8.iew.dispatchedInsts             164384869                       # Number of instructions dispatched to IQ (Count)
system.cpu8.iew.dispSquashedInsts                 897                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu8.iew.dispLoadInsts                33998435                       # Number of dispatched load instructions (Count)
system.cpu8.iew.dispStoreInsts                4732417                       # Number of dispatched store instructions (Count)
system.cpu8.iew.dispNonSpecInsts                  312                       # Number of dispatched non-speculative instructions (Count)
system.cpu8.iew.iqFullEvents                   100152                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu8.iew.lsqFullEvents                13094113                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu8.iew.memOrderViolationEvents          2372                       # Number of memory order violations (Count)
system.cpu8.iew.predictedTakenIncorrect         12032                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu8.iew.predictedNotTakenIncorrect         4069                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu8.iew.branchMispredicts               16101                       # Number of branch mispredicts detected at execute (Count)
system.cpu8.iew.instsToCommit               156285964                       # Cumulative count of insts sent to commit (Count)
system.cpu8.iew.writebackCount              155138288                       # Cumulative count of insts written-back (Count)
system.cpu8.iew.producerInst                125240475                       # Number of instructions producing a value (Count)
system.cpu8.iew.consumerInst                185485441                       # Number of instructions consuming a value (Count)
system.cpu8.iew.wbRate                       1.247821                       # Insts written-back per cycle ((Count/Cycle))
system.cpu8.iew.wbFanout                     0.675204                       # Average fanout of values written-back ((Count/Count))
system.cpu8.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu8.lsq0.forwLoads                    8307851                       # Number of loads that had data forwarded from stores (Count)
system.cpu8.lsq0.squashedLoads                9196869                       # Number of loads squashed (Count)
system.cpu8.lsq0.ignoredResponses                 378                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu8.lsq0.memOrderViolation               2372                       # Number of memory ordering violations (Count)
system.cpu8.lsq0.squashedStores               1112632                       # Number of stores squashed (Count)
system.cpu8.lsq0.rescheduledLoads              298627                       # Number of loads that were rescheduled (Count)
system.cpu8.lsq0.blockedByCache                   870                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu8.lsq0.loadToUse::samples          24801566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::mean            10.408727                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::stdev           63.950202                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::0-9              22848403     92.12%     92.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::10-19                7550      0.03%     92.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::20-29               14560      0.06%     92.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::30-39              518581      2.09%     94.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::40-49              400101      1.61%     95.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::50-59              261786      1.06%     96.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::60-69              162162      0.65%     97.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::70-79               99632      0.40%     98.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::80-89               61804      0.25%     98.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::90-99               40395      0.16%     98.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::100-109             28165      0.11%     98.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::110-119             20474      0.08%     98.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::120-129             15801      0.06%     98.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::130-139             21468      0.09%     98.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::140-149             35787      0.14%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::150-159             36607      0.15%     99.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::160-169             30639      0.12%     99.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::170-179             25744      0.10%     99.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::180-189             18631      0.08%     99.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::190-199             13613      0.05%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::200-209             10407      0.04%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::210-219              7481      0.03%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::220-229              5692      0.02%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::230-239              4677      0.02%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::240-249              4166      0.02%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::250-259              4232      0.02%     99.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::260-269              4190      0.02%     99.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::270-279              4443      0.02%     99.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::280-289              4477      0.02%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::290-299              4793      0.02%     99.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::overflows           85105      0.34%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::max_value            2867                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.lsq0.loadToUse::total            24801566                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu8.mmu.dtb.rdAccesses               33552234                       # TLB accesses on read requests (Count)
system.cpu8.mmu.dtb.wrAccesses                4063096                       # TLB accesses on write requests (Count)
system.cpu8.mmu.dtb.rdMisses                     1940                       # TLB misses on read requests (Count)
system.cpu8.mmu.dtb.wrMisses                     1802                       # TLB misses on write requests (Count)
system.cpu8.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu8.mmu.itb.wrAccesses               10763728                       # TLB accesses on write requests (Count)
system.cpu8.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu8.mmu.itb.wrMisses                     1198                       # TLB misses on write requests (Count)
system.cpu8.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu8.rename.squashCycles                302917                       # Number of cycles rename is squashing (Cycle)
system.cpu8.rename.idleCycles                 9371673                       # Number of cycles rename is idle (Cycle)
system.cpu8.rename.blockCycles               24431044                       # Number of cycles rename is blocking (Cycle)
system.cpu8.rename.serializeStallCycles          2745                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu8.rename.runCycles                 21546394                       # Number of cycles rename is running (Cycle)
system.cpu8.rename.unblockCycles             67746235                       # Number of cycles rename is unblocking (Cycle)
system.cpu8.rename.renamedInsts             164872036                       # Number of instructions processed by rename (Count)
system.cpu8.rename.ROBFullEvents                57027                       # Number of times rename has blocked due to ROB full (Count)
system.cpu8.rename.IQFullEvents               1846402                       # Number of times rename has blocked due to IQ full (Count)
system.cpu8.rename.LQFullEvents              61666668                       # Number of times rename has blocked due to LQ full (Count)
system.cpu8.rename.SQFullEvents               3987040                       # Number of times rename has blocked due to SQ full (Count)
system.cpu8.rename.renamedOperands          292949051                       # Number of destination operands rename has renamed (Count)
system.cpu8.rename.lookups                  468871473                       # Number of register rename lookups that rename has made (Count)
system.cpu8.rename.intLookups               162297419                       # Number of integer rename lookups (Count)
system.cpu8.rename.fpLookups                 62727424                       # Number of floating rename lookups (Count)
system.cpu8.rename.committedMaps            209335450                       # Number of HB maps that are committed (Count)
system.cpu8.rename.undoneMaps                83613601                       # Number of HB maps that are undone due to squashing (Count)
system.cpu8.rename.serializing                     80                       # count of serializing insts renamed (Count)
system.cpu8.rename.tempSerializing                 66                       # count of temporary serializing insts renamed (Count)
system.cpu8.rename.skidInsts                 21255755                       # count of insts added to the skid buffer (Count)
system.cpu8.rob.reads                       266111942                       # The number of ROB reads (Count)
system.cpu8.rob.writes                      334489300                       # The number of ROB writes (Count)
system.cpu8.thread_0.numInsts                80717107                       # Number of Instructions committed (Count)
system.cpu8.thread_0.numOps                 118645479                       # Number of Ops committed (Count)
system.cpu8.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu8.workload.numSyscalls                   42                       # Number of system calls (Count)
system.cpu9.numCycles                         5488549                       # Number of cpu cycles simulated (Cycle)
system.cpu9.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu9.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu9.instsAdded                       11167003                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu9.nonSpecInstsAdded                     457                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu9.instsIssued                      10749412                       # Number of instructions issued (Count)
system.cpu9.squashedInstsIssued                  1691                       # Number of squashed instructions issued (Count)
system.cpu9.squashedInstsExamined             1087056                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu9.squashedOperandsExamined          2671736                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu9.squashedNonSpecRemoved                187                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu9.numIssuedDist::samples            5123921                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::mean              2.097888                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::stdev             2.462028                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::0                  2223861     43.40%     43.40% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::1                   572313     11.17%     54.57% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::2                   468155      9.14%     63.71% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::3                   441456      8.62%     72.32% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::4                   450932      8.80%     81.12% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::5                   327236      6.39%     87.51% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::6                   243387      4.75%     92.26% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::7                   156457      3.05%     95.31% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::8                   240124      4.69%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu9.numIssuedDist::total              5123921                       # Number of insts issued each cycle (Count)
system.cpu9.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntAlu                  41023     40.05%     40.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntMult                     0      0.00%     40.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IntDiv                      0      0.00%     40.05% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatAdd                 2229      2.18%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCmp                    0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatCvt                    0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMult                   0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMultAcc                0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatDiv                    0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMisc                   0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatSqrt                   0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAdd                     3      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAddAcc                  0      0.00%     42.23% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAlu                   285      0.28%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCmp                     0      0.00%     42.51% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdCvt                   186      0.18%     42.69% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMisc                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMult                    0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdMultAcc                 0      0.00%     42.69% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShift                 126      0.12%     42.81% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShiftAcc                0      0.00%     42.81% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdDiv                     0      0.00%     42.81% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSqrt                    0      0.00%     42.81% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAdd                0      0.00%     42.81% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatAlu                0      0.00%     42.81% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCmp                0      0.00%     42.81% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatCvt                1      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatDiv                0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMisc               0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMult               1      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatMultAcc            0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatSqrt               0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAdd               0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceAlu               0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdReduceCmp               0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceAdd            0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdFloatReduceCmp            0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAes                     0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdAesMix                  0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash                0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha1Hash2               0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash              0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdSha256Hash2             0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma2               0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdShaSigma3               0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::SimdPredAlu                 0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::Matrix                      0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixMov                   0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MatrixOP                    0      0.00%     42.82% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemRead                 27540     26.89%     69.70% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::MemWrite                10196      9.95%     79.66% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemRead            20572     20.09%     99.74% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::FloatMemWrite             262      0.26%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu9.statIssuedInstType_0::No_OpClass        38403      0.36%      0.36% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntAlu      6155030     57.26%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntMult         4154      0.04%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IntDiv        36941      0.34%     58.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatAdd       785713      7.31%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCmp            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatCvt          160      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMult            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMultAcc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatDiv            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMisc            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatSqrt            0      0.00%     65.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAdd         6145      0.06%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAddAcc            0      0.00%     65.37% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAlu       316510      2.94%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCmp            0      0.00%     68.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdCvt        13136      0.12%     68.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMisc        66289      0.62%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMult            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdMultAcc            0      0.00%     69.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShift         1159      0.01%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShiftAcc            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdDiv            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSqrt            0      0.00%     69.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAdd       351272      3.27%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatAlu            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCmp            0      0.00%     72.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatCvt        96010      0.89%     73.22% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatDiv        22531      0.21%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMisc            0      0.00%     73.43% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMult       320253      2.98%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAes            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdAesMix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma2            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdShaSigma3            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::SimdPredAlu            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::Matrix            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixMov            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MatrixOP            0      0.00%     76.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemRead      1151391     10.71%     87.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::MemWrite       509481      4.74%     91.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemRead       710608      6.61%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::FloatMemWrite       164226      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu9.statIssuedInstType_0::total      10749412                       # Number of instructions issued per FU type, per thread (Count)
system.cpu9.issueRate                        1.958516                       # Inst issue rate ((Count/Cycle))
system.cpu9.fuBusy                             102424                       # FU busy when requested (Count)
system.cpu9.fuBusyRate                       0.009528                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu9.intInstQueueReads                20362831                       # Number of integer instruction queue reads (Count)
system.cpu9.intInstQueueWrites                9012865                       # Number of integer instruction queue writes (Count)
system.cpu9.intInstQueueWakeupAccesses        7506875                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu9.fpInstQueueReads                  6364029                       # Number of floating instruction queue reads (Count)
system.cpu9.fpInstQueueWrites                 3242007                       # Number of floating instruction queue writes (Count)
system.cpu9.fpInstQueueWakeupAccesses         3133881                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu9.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu9.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu9.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu9.intAluAccesses                    7619685                       # Number of integer alu accesses (Count)
system.cpu9.fpAluAccesses                     3193748                       # Number of floating point alu accesses (Count)
system.cpu9.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu9.numInsts                         10724681                       # Number of executed instructions (Count)
system.cpu9.numLoadInsts                      1856893                       # Number of load instructions executed (Count)
system.cpu9.numSquashedInsts                    24731                       # Number of squashed instructions skipped in execute (Count)
system.cpu9.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu9.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu9.numRefs                           2528396                       # Number of memory reference insts executed (Count)
system.cpu9.numBranches                        686867                       # Number of branches executed (Count)
system.cpu9.numStoreInsts                      671503                       # Number of stores executed (Count)
system.cpu9.numRate                          1.954010                       # Inst execution rate ((Count/Cycle))
system.cpu9.timesIdled                           2445                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu9.idleCycles                         364628                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu9.committedInsts                    5770369                       # Number of Instructions Simulated (Count)
system.cpu9.committedOps                     10080404                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu9.cpi                              0.951161                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu9.totalCpi                         0.951161                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu9.ipc                              1.051347                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu9.totalIpc                         1.051347                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu9.intRegfileReads                  10722135                       # Number of integer regfile reads (Count)
system.cpu9.intRegfileWrites                  5985997                       # Number of integer regfile writes (Count)
system.cpu9.fpRegfileReads                    3833498                       # Number of floating regfile reads (Count)
system.cpu9.fpRegfileWrites                   2886637                       # Number of floating regfile writes (Count)
system.cpu9.ccRegfileReads                    3462824                       # number of cc regfile reads (Count)
system.cpu9.ccRegfileWrites                   3220721                       # number of cc regfile writes (Count)
system.cpu9.miscRegfileReads                  4217905                       # number of misc regfile reads (Count)
system.cpu9.miscRegfileWrites                      90                       # number of misc regfile writes (Count)
system.cpu9.MemDepUnit__0.insertedLoads       1855152                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.insertedStores       703630                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__0.conflictingLoads       526817                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__0.conflictingStores       153983                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu9.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu9.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu9.branchPred.lookups                 786959                       # Number of BP lookups (Count)
system.cpu9.branchPred.condPredicted           586014                       # Number of conditional branches predicted (Count)
system.cpu9.branchPred.condIncorrect            14541                       # Number of conditional branches incorrect (Count)
system.cpu9.branchPred.BTBLookups              379346                       # Number of BTB lookups (Count)
system.cpu9.branchPred.BTBUpdates                8568                       # Number of BTB updates (Count)
system.cpu9.branchPred.BTBHits                 376826                       # Number of BTB hits (Count)
system.cpu9.branchPred.BTBHitRatio           0.993357                       # BTB Hit Ratio (Ratio)
system.cpu9.branchPred.RASUsed                  37184                       # Number of times the RAS was used to get a target. (Count)
system.cpu9.branchPred.RASIncorrect                13                       # Number of incorrect RAS predictions. (Count)
system.cpu9.branchPred.indirectLookups          28819                       # Number of indirect predictor lookups. (Count)
system.cpu9.branchPred.indirectHits             26882                       # Number of indirect target hits. (Count)
system.cpu9.branchPred.indirectMisses            1937                       # Number of indirect misses. (Count)
system.cpu9.branchPred.indirectMispredicted          626                       # Number of mispredicted indirect branches. (Count)
system.cpu9.commit.commitSquashedInsts        1082194                       # The number of squashed insts skipped by commit (Count)
system.cpu9.commit.commitNonSpecStalls            270                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu9.commit.branchMispredicts            14555                       # The number of times a branch was mispredicted (Count)
system.cpu9.commit.numCommittedDist::samples      4978691                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::mean     2.024710                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::stdev     2.909908                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::0        2601735     52.26%     52.26% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::1         700251     14.06%     66.32% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::2         194627      3.91%     70.23% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::3         310811      6.24%     76.47% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::4         150560      3.02%     79.50% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::5         178784      3.59%     83.09% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::6          62875      1.26%     84.35% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::7          47328      0.95%     85.30% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::8         731720     14.70%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu9.commit.numCommittedDist::total      4978691                       # Number of insts commited each cycle (Count)
system.cpu9.commit.instsCommitted             5770369                       # Number of instructions committed (Count)
system.cpu9.commit.opsCommitted              10080404                       # Number of ops (including micro ops) committed (Count)
system.cpu9.commit.memRefs                    2336273                       # Number of memory references committed (Count)
system.cpu9.commit.loads                      1702000                       # Number of loads committed (Count)
system.cpu9.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu9.commit.membars                        120                       # Number of memory barriers committed (Count)
system.cpu9.commit.branches                    660750                       # Number of branches committed (Count)
system.cpu9.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu9.commit.floating                   3097087                       # Number of committed floating point instructions. (Count)
system.cpu9.commit.integer                    7835048                       # Number of committed integer instructions. (Count)
system.cpu9.commit.functionCalls                34423                       # Number of function calls committed. (Count)
system.cpu9.commit.committedInstType_0::No_OpClass        33453      0.33%      0.33% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntAlu      5715436     56.70%     57.03% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntMult         4124      0.04%     57.07% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IntDiv        34734      0.34%     57.42% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatAdd       778219      7.72%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCmp            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatCvt          160      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMult            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatDiv            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMisc            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatSqrt            0      0.00%     65.14% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAdd         5394      0.05%     65.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.19% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAlu       309807      3.07%     68.26% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCmp            0      0.00%     68.26% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdCvt        11058      0.11%     68.37% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMisc        64564      0.64%     69.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMult            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.01% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShift          670      0.01%     69.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdDiv            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSqrt            0      0.00%     69.02% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAdd       349405      3.47%     72.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.49% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatCvt        95359      0.95%     73.43% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatDiv        22528      0.22%     73.66% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMisc            0      0.00%     73.66% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMult       319220      3.17%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAes            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdAesMix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::Matrix            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixMov            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MatrixOP            0      0.00%     76.82% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemRead      1034268     10.26%     87.08% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::MemWrite       471027      4.67%     91.76% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemRead       667732      6.62%     98.38% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::FloatMemWrite       163246      1.62%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu9.commit.committedInstType_0::total     10080404                       # Class of committed instruction (Count)
system.cpu9.commit.commitEligibleSamples       731720                       # number cycles where commit BW limit reached (Cycle)
system.cpu9.decode.idleCycles                  748875                       # Number of cycles decode is idle (Cycle)
system.cpu9.decode.blockedCycles              2734696                       # Number of cycles decode is blocked (Cycle)
system.cpu9.decode.runCycles                  1302619                       # Number of cycles decode is running (Cycle)
system.cpu9.decode.unblockCycles               322445                       # Number of cycles decode is unblocking (Cycle)
system.cpu9.decode.squashCycles                 15286                       # Number of cycles decode is squashing (Cycle)
system.cpu9.decode.branchResolved              363813                       # Number of times decode resolved a branch (Count)
system.cpu9.decode.branchMispred                  808                       # Number of times decode detected a branch misprediction (Count)
system.cpu9.decode.decodedInsts              11357137                       # Number of instructions handled by decode (Count)
system.cpu9.decode.squashedInsts                 4036                       # Number of squashed instructions handled by decode (Count)
system.cpu9.fetch.icacheStallCycles            725501                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu9.fetch.insts                       6696919                       # Number of instructions fetch has processed (Count)
system.cpu9.fetch.branches                     786959                       # Number of branches that fetch encountered (Count)
system.cpu9.fetch.predictedBranches            440892                       # Number of branches that fetch has predicted taken (Count)
system.cpu9.fetch.cycles                      4329304                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu9.fetch.squashCycles                  32154                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu9.fetch.miscStallCycles                1344                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu9.fetch.pendingTrapStallCycles         5562                       # Number of stall cycles due to pending traps (Cycle)
system.cpu9.fetch.icacheWaitRetryStallCycles        46133                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu9.fetch.cacheLines                   590242                       # Number of cache lines fetched (Count)
system.cpu9.fetch.icacheSquashes                 3336                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu9.fetch.nisnDist::samples           5123921                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::mean             2.271911                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::stdev            3.331906                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::0                 3302319     64.45%     64.45% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::1                   64497      1.26%     65.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::2                   90931      1.77%     67.48% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::3                  123266      2.41%     69.89% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::4                  159858      3.12%     73.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::5                  107527      2.10%     75.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::6                  129480      2.53%     77.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::7                   97354      1.90%     79.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::8                 1048689     20.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.nisnDist::total             5123921                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu9.fetch.branchRate                 0.143382                       # Number of branch fetches per cycle (Ratio)
system.cpu9.fetch.rate                       1.220162                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu9.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu9.iew.squashCycles                    15286                       # Number of cycles IEW is squashing (Cycle)
system.cpu9.iew.blockCycles                   1409241                       # Number of cycles IEW is blocking (Cycle)
system.cpu9.iew.unblockCycles                   47440                       # Number of cycles IEW is unblocking (Cycle)
system.cpu9.iew.dispatchedInsts              11167460                       # Number of instructions dispatched to IQ (Count)
system.cpu9.iew.dispSquashedInsts                 562                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu9.iew.dispLoadInsts                 1855152                       # Number of dispatched load instructions (Count)
system.cpu9.iew.dispStoreInsts                 703630                       # Number of dispatched store instructions (Count)
system.cpu9.iew.dispNonSpecInsts                  231                       # Number of dispatched non-speculative instructions (Count)
system.cpu9.iew.iqFullEvents                     9513                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu9.iew.lsqFullEvents                   32923                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu9.iew.memOrderViolationEvents           367                       # Number of memory order violations (Count)
system.cpu9.iew.predictedTakenIncorrect          5595                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu9.iew.predictedNotTakenIncorrect        10481                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu9.iew.branchMispredicts               16076                       # Number of branch mispredicts detected at execute (Count)
system.cpu9.iew.instsToCommit                10648996                       # Cumulative count of insts sent to commit (Count)
system.cpu9.iew.writebackCount               10640756                       # Cumulative count of insts written-back (Count)
system.cpu9.iew.producerInst                  7870416                       # Number of instructions producing a value (Count)
system.cpu9.iew.consumerInst                 13571028                       # Number of instructions consuming a value (Count)
system.cpu9.iew.wbRate                       1.938719                       # Insts written-back per cycle ((Count/Cycle))
system.cpu9.iew.wbFanout                     0.579943                       # Average fanout of values written-back ((Count/Count))
system.cpu9.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu9.lsq0.forwLoads                     368930                       # Number of loads that had data forwarded from stores (Count)
system.cpu9.lsq0.squashedLoads                 153152                       # Number of loads squashed (Count)
system.cpu9.lsq0.ignoredResponses                 112                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu9.lsq0.memOrderViolation                367                       # Number of memory ordering violations (Count)
system.cpu9.lsq0.squashedStores                 69357                       # Number of stores squashed (Count)
system.cpu9.lsq0.rescheduledLoads               64531                       # Number of loads that were rescheduled (Count)
system.cpu9.lsq0.blockedByCache                  1204                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu9.lsq0.loadToUse::samples           1702000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::mean             7.611421                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::stdev           32.275594                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::0-9               1628833     95.70%     95.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::10-19               11964      0.70%     96.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::20-29               21343      1.25%     97.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::30-39                1239      0.07%     97.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::40-49                 962      0.06%     97.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::50-59                 564      0.03%     97.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::60-69                 327      0.02%     97.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::70-79                 177      0.01%     97.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::80-89                 157      0.01%     97.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::90-99                 150      0.01%     97.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::100-109               192      0.01%     97.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::110-119               314      0.02%     97.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::120-129               529      0.03%     97.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::130-139              1099      0.06%     97.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::140-149              2237      0.13%     98.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::150-159              2941      0.17%     98.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::160-169              3444      0.20%     98.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::170-179              3809      0.22%     98.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::180-189              3764      0.22%     98.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::190-199              3386      0.20%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::200-209              3074      0.18%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::210-219              2581      0.15%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::220-229              2008      0.12%     99.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::230-239              1510      0.09%     99.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::240-249               976      0.06%     99.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::250-259               631      0.04%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::260-269               516      0.03%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::270-279               345      0.02%     99.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::280-289               270      0.02%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::290-299               238      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::overflows            2420      0.14%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::max_value            1590                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.lsq0.loadToUse::total             1702000                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu9.mmu.dtb.rdAccesses                1853454                       # TLB accesses on read requests (Count)
system.cpu9.mmu.dtb.wrAccesses                 671519                       # TLB accesses on write requests (Count)
system.cpu9.mmu.dtb.rdMisses                     3333                       # TLB misses on read requests (Count)
system.cpu9.mmu.dtb.wrMisses                      443                       # TLB misses on write requests (Count)
system.cpu9.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu9.mmu.itb.wrAccesses                 591091                       # TLB accesses on write requests (Count)
system.cpu9.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu9.mmu.itb.wrMisses                     1387                       # TLB misses on write requests (Count)
system.cpu9.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.power_state.pwrStateResidencyTicks::ON  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu9.rename.squashCycles                 15286                       # Number of cycles rename is squashing (Cycle)
system.cpu9.rename.idleCycles                  864768                       # Number of cycles rename is idle (Cycle)
system.cpu9.rename.blockCycles                1760773                       # Number of cycles rename is blocking (Cycle)
system.cpu9.rename.serializeStallCycles          5814                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu9.rename.runCycles                  1498997                       # Number of cycles rename is running (Cycle)
system.cpu9.rename.unblockCycles               978283                       # Number of cycles rename is unblocking (Cycle)
system.cpu9.rename.renamedInsts              11266361                       # Number of instructions processed by rename (Count)
system.cpu9.rename.ROBFullEvents                 9465                       # Number of times rename has blocked due to ROB full (Count)
system.cpu9.rename.IQFullEvents                631333                       # Number of times rename has blocked due to IQ full (Count)
system.cpu9.rename.LQFullEvents                 82647                       # Number of times rename has blocked due to LQ full (Count)
system.cpu9.rename.SQFullEvents                200071                       # Number of times rename has blocked due to SQ full (Count)
system.cpu9.rename.fullRegistersEvents            539                       # Number of times there has been no free registers (Count)
system.cpu9.rename.renamedOperands           18925487                       # Number of destination operands rename has renamed (Count)
system.cpu9.rename.lookups                   35046343                       # Number of register rename lookups that rename has made (Count)
system.cpu9.rename.intLookups                11776324                       # Number of integer rename lookups (Count)
system.cpu9.rename.fpLookups                  3919869                       # Number of floating rename lookups (Count)
system.cpu9.rename.committedMaps             16502711                       # Number of HB maps that are committed (Count)
system.cpu9.rename.undoneMaps                 2422776                       # Number of HB maps that are undone due to squashing (Count)
system.cpu9.rename.serializing                    185                       # count of serializing insts renamed (Count)
system.cpu9.rename.tempSerializing                172                       # count of temporary serializing insts renamed (Count)
system.cpu9.rename.skidInsts                  1571131                       # count of insts added to the skid buffer (Count)
system.cpu9.rob.reads                        15404070                       # The number of ROB reads (Count)
system.cpu9.rob.writes                       22470610                       # The number of ROB writes (Count)
system.cpu9.thread_0.numInsts                 5770369                       # Number of Instructions committed (Count)
system.cpu9.thread_0.numOps                  10080404                       # Number of Ops committed (Count)
system.cpu9.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu9.workload.numSyscalls                   66                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.mem_ctrls0.avgPriority_ruby.dir_cntrl0::samples    109696.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.002132736500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds         1506                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds         1506                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState             231857                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState             25573                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     113635                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                     51188                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                   113635                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                   51188                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                 31015                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                24112                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     24.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6               113635                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6               51188                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                  73638                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                   7847                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                    952                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                    159                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                  1350                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                  1396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                  1508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                  1529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                  1530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                  1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                  1520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                  1519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                  1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                  1519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                  1525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                  1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                  1528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                  1516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                  1514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                  1511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                  1506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                  1507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples         1506                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     54.849270                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    42.858391                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-31           517     34.33%     34.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::32-63          478     31.74%     66.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::64-95          302     20.05%     86.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::96-127          117      7.77%     93.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::128-159           59      3.92%     97.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::160-191           20      1.33%     99.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::192-223            5      0.33%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::224-255            4      0.27%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-287            3      0.20%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::576-607            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total         1506                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples         1506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     17.964807                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    17.947896                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     0.771216                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16             136      9.03%      9.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17              15      1.00%     10.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18            1164     77.29%     87.32% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             156     10.36%     97.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20              28      1.86%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21               6      0.40%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22               1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total         1506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                1984960                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys                7272640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys             3276032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             113757305.10010365                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             51243093.53160650                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  63929558500                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                    387867.95                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::ruby.dir_cntrl0      5287680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::ruby.dir_cntrl0      1731520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::ruby.dir_cntrl0 82708923.723945647478                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::ruby.dir_cntrl0 27084119.236883919686                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::ruby.dir_cntrl0       113635                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::ruby.dir_cntrl0        51188                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::ruby.dir_cntrl0   2336655750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::ruby.dir_cntrl0 1509981102500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::ruby.dir_cntrl0     20562.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::ruby.dir_cntrl0  29498732.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::ruby.dir_cntrl0      7272640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total       7272640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::ruby.dir_cntrl0      3276032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total      3276032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::ruby.dir_cntrl0       113635                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         113635                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::ruby.dir_cntrl0        51188                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total         51188                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::ruby.dir_cntrl0    113757305                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        113757305                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::ruby.dir_cntrl0     51243094                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total        51243094                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::ruby.dir_cntrl0    165000399                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       165000399                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts               82620                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts              27055                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0         8215                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        13609                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        13959                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        10157                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        10454                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5         3597                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6          331                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7          250                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8         2956                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9         4314                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10         3943                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11         3645                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12         4534                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13         1239                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14          690                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15          727                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0         1387                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1         3459                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2         3430                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3         3435                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4         3032                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5         1072                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6           98                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7           28                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8         1222                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9         2401                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10         2302                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11         2132                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12         2194                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13          560                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14          187                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15          116                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat              787530750                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat            413100000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat        2336655750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat                9531.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          28281.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits              57014                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits             18904                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           69.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          69.87                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples        33752                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean   207.950699                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean   147.342189                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev   194.419053                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::0-127        12909     38.25%     38.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-255        10922     32.36%     70.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-383         3740     11.08%     81.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::384-511         2741      8.12%     89.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::512-639         1817      5.38%     95.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::640-767          643      1.91%     97.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::768-895          359      1.06%     98.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::896-1023          269      0.80%     98.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::1024-1151          352      1.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total        33752                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead              5287680                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten           1731520                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW              82.708924                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW              27.084119                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              69.22                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy      152374740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy       80981505                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy     432484080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy     83212020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy  17599032150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy   9729339840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy  33123618735                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower   518.113588                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  25130678500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  36665912500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.actEnergy       88650240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preEnergy       47107335                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.readEnergy     157422720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.writeEnergy     58015080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actBackEnergy  11558012550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.preBackEnergy  14816514240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.totalEnergy  31771916565                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank1.averagePower   496.970510                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::IDLE  38407974500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT  23388616500                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_ruby.dir_cntrl1::samples    111789.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.002946167500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds         1535                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds         1535                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState             232967                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState             26037                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     112832                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                     49233                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                   112832                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                   49233                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                 28620                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                21656                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     24.60                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6               112832                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6               49233                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                  75261                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                   7792                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                    989                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                    145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                  1357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                  1389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                  1550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                  1554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                  1559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                  1560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                  1543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                  1550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                  1553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                  1560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                  1556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                  1553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                  1561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                  1555                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                  1547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                  1540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                  1535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                  1535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples         1535                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     54.847557                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    44.802961                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-31           574     37.39%     37.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::32-63          443     28.86%     66.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::64-95          273     17.79%     84.04% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::96-127          127      8.27%     92.31% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::128-159           73      4.76%     97.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::160-191           33      2.15%     99.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::192-223            8      0.52%     99.74% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::224-255            2      0.13%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-287            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::544-575            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total         1535                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples         1535                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     17.945928                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    17.927019                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     0.813235                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16             164     10.68%     10.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17              11      0.72%     11.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18            1149     74.85%     86.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             169     11.01%     97.26% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20              39      2.54%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21               3      0.20%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total         1535                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                1831680                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys                7221248                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys             3150912                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             112953440.83297306                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             49285989.36941437                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  63930033000                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                    394471.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::ruby.dir_cntrl1      5389568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::ruby.dir_cntrl1      1763008                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::ruby.dir_cntrl1 84302637.190037652850                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::ruby.dir_cntrl1 27576648.775399789214                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::ruby.dir_cntrl1       112832                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::ruby.dir_cntrl1        49233                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::ruby.dir_cntrl1   2384256000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::ruby.dir_cntrl1 1507950811750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::ruby.dir_cntrl1     21131.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::ruby.dir_cntrl1  30628862.99                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::ruby.dir_cntrl1      7221248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total       7221248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::ruby.dir_cntrl1      3150912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total      3150912                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::ruby.dir_cntrl1       112832                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         112832                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::ruby.dir_cntrl1        49233                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total         49233                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::ruby.dir_cntrl1    112953441                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        112953441                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::ruby.dir_cntrl1     49285989                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total        49285989                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::ruby.dir_cntrl1    162239430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       162239430                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts               84212                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts              27547                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0         8042                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        13987                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        14202                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        10485                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        10628                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5         3650                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6          292                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7          227                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8         3010                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9         4491                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10         4090                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11         3706                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12         4638                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13         1393                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14          687                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15          684                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0         1342                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1         3310                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2         3298                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3         3251                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4         2913                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5         1041                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6           93                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7           27                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8         1276                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9         2688                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10         2584                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11         2279                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12         2451                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13          716                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14          189                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15           89                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat              805281000                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat            421060000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat        2384256000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat                9562.54                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          28312.54                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits              58759                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits             19256                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           69.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          69.90                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples        33739                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean   211.983995                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean   149.228128                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev   199.054680                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-127        12873     38.15%     38.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-255        10744     31.84%     70.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-383         3776     11.19%     81.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-511         2699      8.00%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-639         1867      5.53%     94.72% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::640-767          713      2.11%     96.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::768-895          391      1.16%     98.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::896-1023          290      0.86%     98.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::1024-1151          386      1.14%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total        33739                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead              5389568                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten           1763008                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW              84.302637                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW              27.576649                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   0.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              69.81                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy      145777380                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy       77474925                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy     439202820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy     79735500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy  17234494350                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy  10036319040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy  33059198415                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower   517.105937                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  25932474250                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  35864116750                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.actEnergy       95154780                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preEnergy       50564580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.readEnergy     162070860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.writeEnergy     64059840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actBackEnergy  12257724030                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.preBackEnergy  14227283520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.totalEnergy  31903052010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank1.averagePower   499.021706                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::IDLE  36868412000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT  24928179000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_ruby.dir_cntrl10::samples    110145.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.002153835500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds         1503                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds         1503                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState            231810                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState            25542                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                    112906                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                    50178                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                  112906                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                  50178                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                29805                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts               23134                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                    24.63                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6              112906                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6              50178                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                 74421                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                  7559                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                   983                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                   122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                 1346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                 1394                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                 1517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                 1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                 1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                 1516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                 1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                 1513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                 1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                 1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                 1531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                 1523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                 1531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                 1516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                 1513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                 1507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                 1503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                 1503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                    6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.rdPerTurnAround::samples         1503                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::mean    55.277445                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::stdev    46.700702                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::0-31          593     39.45%     39.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::32-63          391     26.01%     65.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::64-95          265     17.63%     83.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::96-127          137      9.12%     92.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::128-159           65      4.32%     96.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::160-191           30      2.00%     98.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::192-223           14      0.93%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::224-255            5      0.33%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::256-287            2      0.13%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::544-575            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::total         1503                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.wrPerTurnAround::samples         1503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::mean    17.976048                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::gmean    17.958474                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::stdev     0.784817                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::16            141      9.38%      9.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::17             14      0.93%     10.31% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::18           1129     75.12%     85.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::19            181     12.04%     97.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::20             35      2.33%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::21              3      0.20%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::total         1503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.bytesReadWrQ               1907520                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys               7225984                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys            3211392                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            113027520.47901000                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            50232006.47083206                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                 63931021000                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                   392012.83                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::ruby.dir_cntrl10      5318464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorWriteBytes::ruby.dir_cntrl10      1729152                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls10.requestorReadRate::ruby.dir_cntrl10 83190441.423185750842                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorWriteRate::ruby.dir_cntrl10 27047079.413865447044                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::ruby.dir_cntrl10       112906                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::ruby.dir_cntrl10        50178                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::ruby.dir_cntrl10   2349930000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorWriteTotalLat::ruby.dir_cntrl10 1516092841000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::ruby.dir_cntrl10     20813.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::ruby.dir_cntrl10  30214293.93                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::ruby.dir_cntrl10      7225984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total      7225984                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::ruby.dir_cntrl10      3211392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total      3211392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::ruby.dir_cntrl10       112906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total        112906                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::ruby.dir_cntrl10        50178                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total        50178                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::ruby.dir_cntrl10    113027520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       113027520                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::ruby.dir_cntrl10     50232006                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total       50232006                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::ruby.dir_cntrl10    163259527                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      163259527                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts              83101                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts             27018                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0         7718                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1        13561                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2        13578                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3        10593                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4        10556                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5         3690                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6          324                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7          243                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8         2832                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9         4631                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10         4063                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11         3870                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12         4705                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13         1379                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14          683                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15          675                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0         1345                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1         3283                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2         3228                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3         3266                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4         2908                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5         1049                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6           95                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7           28                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8         1246                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9         2578                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10         2381                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11         2174                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12         2446                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13          717                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14          171                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15          103                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat             791786250                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat           415505000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat       2349930000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat               9528.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         28278.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits             57840                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits            18816                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          69.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate         69.64                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples        33457                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean   210.629764                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean   149.830163                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev   194.295247                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::0-127        12413     37.10%     37.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-255        10881     32.52%     69.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-383         3937     11.77%     81.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-511         2775      8.29%     89.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::512-639         1811      5.41%     95.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::640-767          647      1.93%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::768-895          384      1.15%     98.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::896-1023          286      0.85%     99.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::1024-1151          323      0.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total        33457                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead             5318464                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten          1729152                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW             83.190441                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW             27.047079                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             69.61                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy     145163340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy      77144760                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy    430277820                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy     79354440                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy  17181039180                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy  10081333920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy  33040507860                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower   516.813583                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE  26049476250                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT  35747114750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.actEnergy      93762480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preEnergy      49824555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.readEnergy    163063320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.writeEnergy     61679520                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actBackEnergy  12282454620                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.preBackEnergy  14206457760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.totalEnergy  31903436655                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank1.averagePower   499.027723                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::IDLE  36813279250                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT  24983311750                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_ruby.dir_cntrl11::samples    109886.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.002213571500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds         1504                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds         1504                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState            232521                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState            25515                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                    114181                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                    51309                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                  114181                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                  51309                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                31302                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts               24302                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                    24.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6              114181                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6              51309                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                 74476                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                  7441                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                   817                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                   133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                    11                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                 1347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                 1379                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                 1494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                 1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                 1518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                 1525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                 1515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                 1514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                 1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                 1522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                 1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                 1529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                 1523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                 1525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                 1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                 1506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                 1504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                 1504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.rdPerTurnAround::samples         1504                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::mean    55.101064                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::stdev    42.629090                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::0-31          492     32.71%     32.71% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::32-63          509     33.84%     66.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::64-95          275     18.28%     84.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::96-127          131      8.71%     93.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::128-159           64      4.26%     97.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::160-191           25      1.66%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::192-223            5      0.33%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::224-255            1      0.07%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::256-287            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::576-607            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::total         1504                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.wrPerTurnAround::samples         1504                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::mean    17.944149                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::gmean    17.927362                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::stdev     0.764876                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::16            148      9.84%      9.84% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::17              8      0.53%     10.37% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::18           1155     76.80%     87.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::19            170     11.30%     98.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::20             20      1.33%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::21              2      0.13%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::22              1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::total         1504                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.bytesReadWrQ               2003328                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys               7307584                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys            3283776                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            114303892.75870052                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            51364223.76363988                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                 63931092000                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                   386313.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::ruby.dir_cntrl11      5304256                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorWriteBytes::ruby.dir_cntrl11      1727232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls11.requestorReadRate::ruby.dir_cntrl11 82968202.485074937344                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorWriteRate::ruby.dir_cntrl11 27017047.124931555241                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::ruby.dir_cntrl11       114181                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::ruby.dir_cntrl11        51309                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::ruby.dir_cntrl11   2353059250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorWriteTotalLat::ruby.dir_cntrl11 1507307494250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::ruby.dir_cntrl11     20608.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::ruby.dir_cntrl11  29377058.49                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::ruby.dir_cntrl11      7307520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total      7307520                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::ruby.dir_cntrl11      3283776                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total      3283776                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::ruby.dir_cntrl11       114180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total        114180                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::ruby.dir_cntrl11        51309                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total        51309                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::ruby.dir_cntrl11    114302892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       114302892                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::ruby.dir_cntrl11     51364224                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total       51364224                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::ruby.dir_cntrl11    165667115                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      165667115                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts              82879                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts             26988                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0         7728                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1        13595                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2        13592                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3        10466                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4        10966                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5         3684                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6          335                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7          293                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8         2746                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9         4299                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10         3898                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11         3884                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12         4714                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13         1272                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14          704                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15          703                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0         1401                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1         3442                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2         3420                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3         3425                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4         3067                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5         1042                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6           91                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7           24                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8         1226                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9         2336                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10         2169                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11         2153                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12         2236                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13          564                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14          250                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15          142                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat             799078000                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat           414395000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat       2353059250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat               9641.50                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         28391.50                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits             57752                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits            18755                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          69.68                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate         69.49                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples        33357                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean   210.785382                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean   149.952041                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev   193.799341                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-127        12427     37.25%     37.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-255        10749     32.22%     69.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-383         3953     11.85%     81.33% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-511         2760      8.27%     89.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-639         1867      5.60%     95.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::640-767          640      1.92%     97.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::768-895          373      1.12%     98.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::896-1023          263      0.79%     99.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::1024-1151          325      0.97%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total        33357                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead             5304256                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten          1727232                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW             82.968202                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW             27.017047                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             69.64                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy     148804740                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy      79087800                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy    433098120                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy     83060640                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy  17542394100                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy   9777035040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy  33109674840                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower   517.895480                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE  25255862000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT  36540729000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.actEnergy      89378520                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preEnergy      47502015                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.readEnergy    158650800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.writeEnergy     57816720                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actBackEnergy  11643305640                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.preBackEnergy  14744688480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.totalEnergy  31787536575                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank1.averagePower   497.214835                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::IDLE  38220081500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT  23576509500                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_ruby.dir_cntrl12::samples    109742.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.002081077500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds         1509                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds         1509                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState            231789                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState            25570                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                    113624                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                    51022                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                  113624                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                  51022                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                30964                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts               23940                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                    24.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6              113624                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6              51022                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                 73892                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                  7681                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                   934                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                   138                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                 1342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                 1393                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                 1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                 1523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                 1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                 1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                 1519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                 1522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                 1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                 1528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                 1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                 1525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                 1529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                 1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                 1519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                 1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                 1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                 1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.rdPerTurnAround::samples         1509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::mean    54.774685                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::stdev    41.822771                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::0-31          514     34.06%     34.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::32-63          488     32.34%     66.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::64-95          288     19.09%     85.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::96-127          128      8.48%     93.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::128-159           56      3.71%     97.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::160-191           25      1.66%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::192-223            8      0.53%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::256-287            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::544-575            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::total         1509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.wrPerTurnAround::samples         1509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::mean    17.935056                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::gmean    17.918696                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::stdev     0.754138                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::16            145      9.61%      9.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::17             22      1.46%     11.07% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::18           1149     76.14%     87.21% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::19            175     11.60%     98.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::20             15      0.99%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::21              3      0.20%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::total         1509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.bytesReadWrQ               1981696                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys               7271936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys            3265408                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            113746293.26082788                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            51076914.86617229                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                 63930675000                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                   388291.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::ruby.dir_cntrl12      5290240                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorWriteBytes::ruby.dir_cntrl12      1732096                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls12.requestorReadRate::ruby.dir_cntrl12 82748966.775857508183                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorWriteRate::ruby.dir_cntrl12 27093128.923564087600                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::ruby.dir_cntrl12       113624                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::ruby.dir_cntrl12        51022                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::ruby.dir_cntrl12   2353070500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorWriteTotalLat::ruby.dir_cntrl12 1513097420000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::ruby.dir_cntrl12     20709.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::ruby.dir_cntrl12  29655784.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::ruby.dir_cntrl12      7271936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total      7271936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::ruby.dir_cntrl12      3265408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total      3265408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::ruby.dir_cntrl12       113624                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total        113624                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::ruby.dir_cntrl12        51022                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total        51022                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::ruby.dir_cntrl12    113746293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       113746293                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::ruby.dir_cntrl12     51076915                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total       51076915                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::ruby.dir_cntrl12    164823208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      164823208                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts              82660                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts             27064                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0         7702                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1        13618                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2        13706                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3        10570                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4        10868                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5         3597                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6          313                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7          253                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8         2840                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9         4494                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10         3971                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11         3698                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12         4494                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13         1227                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14          684                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15          625                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0         1411                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1         3480                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2         3414                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3         3412                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4         2986                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5         1093                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6           95                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7           31                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8         1252                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9         2408                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10         2227                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11         2133                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12         2177                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13          578                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14          270                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15           97                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat             803195500                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat           413300000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat       2353070500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat               9716.86                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         28466.86                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits             57045                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits            18841                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          69.01                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate         69.62                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples        33834                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean   207.543181                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean   147.591254                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev   192.050564                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-127        12865     38.02%     38.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-255        10947     32.36%     70.38% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-383         3793     11.21%     81.59% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-511         2812      8.31%     89.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-639         1849      5.46%     95.37% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::640-767          608      1.80%     97.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::768-895          402      1.19%     98.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::896-1023          256      0.76%     99.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::1024-1151          302      0.89%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total        33834                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead             5290240                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten          1732096                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW             82.748967                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW             27.093129                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             69.16                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy     152781720                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy      81197820                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy    432876780                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy     83112840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy  17847260880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy   9520305120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy  33163729560                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower   518.740994                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE  24585722750                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT  37210868250                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.actEnergy      88821600                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preEnergy      47202210                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.readEnergy    157315620                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.writeEnergy     58161240                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actBackEnergy  11619014520                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.preBackEnergy  14765144160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.totalEnergy  31781853750                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank1.averagePower   497.125945                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::IDLE  38273475500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT  23523115500                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_ruby.dir_cntrl13::samples    111203.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.002114926500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds         1524                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds         1524                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState            231706                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState            25942                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                    111877                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                    48758                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                  111877                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                  48758                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                28127                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts               21305                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                    24.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6              111877                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6              48758                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                 75096                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                  7518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                   991                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                   127                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                    14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                 1385                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                 1425                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                 1548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                 1545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                 1543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                 1543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                 1542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                 1549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                 1535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                 1534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                 1546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                 1542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                 1542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                 1546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                 1532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                 1530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                 1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                 1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.rdPerTurnAround::samples         1524                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::mean    54.948163                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::stdev    43.997589                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::0-31          566     37.14%     37.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::32-63          436     28.61%     65.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::64-95          282     18.50%     84.25% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::96-127          139      9.12%     93.37% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::128-159           62      4.07%     97.44% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::160-191           26      1.71%     99.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::192-223            6      0.39%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::224-255            4      0.26%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::256-287            2      0.13%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::544-575            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::total         1524                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.wrPerTurnAround::samples         1524                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::mean    18.001312                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::gmean    17.984770                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::stdev     0.764442                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::16            125      8.20%      8.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::17             13      0.85%      9.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::18           1166     76.51%     85.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::19            184     12.07%     97.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::20             29      1.90%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::21              5      0.33%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::22              2      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::total         1524                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.bytesReadWrQ               1800128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys               7160128                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys            3120512                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            111997412.96857743                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            48810478.12796105                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                 63931161500                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                   397990.24                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::ruby.dir_cntrl13      5360000                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorWriteBytes::ruby.dir_cntrl13      1755776                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls13.requestorReadRate::ruby.dir_cntrl13 83840139.940455675125                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorWriteRate::ruby.dir_cntrl13 27463527.153748787940                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::ruby.dir_cntrl13       111877                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::ruby.dir_cntrl13        48758                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::ruby.dir_cntrl13   2367294000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorWriteTotalLat::ruby.dir_cntrl13 1514069604000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::ruby.dir_cntrl13     21159.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::ruby.dir_cntrl13  31052742.20                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::ruby.dir_cntrl13      7160064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total      7160064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::ruby.dir_cntrl13      3120512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total      3120512                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::ruby.dir_cntrl13       111876                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total        111876                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::ruby.dir_cntrl13        48758                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total        48758                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::ruby.dir_cntrl13    111996412                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       111996412                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::ruby.dir_cntrl13     48810478                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total       48810478                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::ruby.dir_cntrl13    160806890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      160806890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts              83750                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts             27434                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0         7907                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1        13864                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2        13948                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3        10532                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4        10512                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5         3750                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6          304                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7          272                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8         2906                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9         4605                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10         4156                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11         3632                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12         4676                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13         1371                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14          686                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15          629                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0         1349                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1         3284                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2         3242                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3         3242                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4         2846                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5         1065                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6           88                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7           49                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8         1302                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9         2649                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10         2554                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11         2253                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12         2472                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13          731                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14          196                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15          112                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat             796981500                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat           418750000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat       2367294000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat               9516.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         28266.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits             58450                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits            19090                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          69.79                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate         69.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples        33637                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean   211.527068                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean   149.923850                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev   196.021981                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::0-127        12582     37.41%     37.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-255        10900     32.40%     69.81% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-383         3816     11.34%     81.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::384-511         2776      8.25%     89.41% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::512-639         1868      5.55%     94.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::640-767          676      2.01%     96.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::768-895          399      1.19%     98.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::896-1023          278      0.83%     98.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::1024-1151          342      1.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total        33637                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead             5360000                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten          1755776                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW             83.840140                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW             27.463527                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  0.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             69.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy     145206180                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy      77167530                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy    436168320                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy     79161300                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy  17509708020                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy   9804560160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy  33098165910                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower   517.715459                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE  25327754500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT  36468836500                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.actEnergy      95011980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preEnergy      50484885                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.readEnergy    161799540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.writeEnergy     64044180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actBackEnergy  12231183690                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.preBackEnergy  14249633280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.totalEnergy  31898351955                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank1.averagePower   498.948189                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::IDLE  36926360250                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT  24870230750                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_ruby.dir_cntrl14::samples    109946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.002483778500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds         1498                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds         1498                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState            231134                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState            25453                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                    112316                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                    49660                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                  112316                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                  49660                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                29310                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts               22720                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                    24.48                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6              112316                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6              49660                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                 74275                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                  7587                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                   981                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                   149                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                    13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                 1360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                 1398                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                 1510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                 1515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                 1522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                 1506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                 1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                 1511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                 1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                 1505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                 1516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                 1516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                 1515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                 1513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                 1517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                 1504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                 1498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                 1498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.rdPerTurnAround::samples         1498                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::mean    55.403872                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::stdev    44.884835                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::0-31          537     35.85%     35.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::32-63          429     28.64%     64.49% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::64-95          294     19.63%     84.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::96-127          137      9.15%     93.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::128-159           61      4.07%     97.33% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::160-191           27      1.80%     99.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::192-223            6      0.40%     99.53% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::224-255            4      0.27%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::288-319            1      0.07%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::320-351            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::544-575            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::total         1498                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.wrPerTurnAround::samples         1498                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::mean    17.970628                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::gmean    17.955361                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::stdev     0.732264                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::16            122      8.14%      8.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::17             14      0.93%      9.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::18           1186     79.17%     88.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::19            143      9.55%     97.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::20             29      1.94%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::21              3      0.20%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::22              1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::total         1498                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.bytesReadWrQ               1875840                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys               7188224                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys            3178240                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            112436885.46331008                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            49713448.94857348                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                 63931024500                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                   394694.43                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::ruby.dir_cntrl14      5312384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorWriteBytes::ruby.dir_cntrl14      1722880                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls14.requestorReadRate::ruby.dir_cntrl14 83095339.174895092845                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorWriteRate::ruby.dir_cntrl14 26948973.936681393534                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::ruby.dir_cntrl14       112316                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::ruby.dir_cntrl14        49660                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::ruby.dir_cntrl14   2349708250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorWriteTotalLat::ruby.dir_cntrl14 1508820085250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::ruby.dir_cntrl14     20920.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::ruby.dir_cntrl14  30383006.15                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::ruby.dir_cntrl14      7188224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total      7188224                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::ruby.dir_cntrl14      3178240                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total      3178240                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::ruby.dir_cntrl14       112316                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total        112316                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::ruby.dir_cntrl14        49660                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total        49660                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::ruby.dir_cntrl14    112436885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       112436885                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::ruby.dir_cntrl14     49713449                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total       49713449                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::ruby.dir_cntrl14    162150334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      162150334                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts              83006                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts             26920                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0         7671                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1        13799                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2        13932                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3        10353                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4        10342                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5         3686                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6          296                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7          251                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8         2903                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9         4637                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10         4031                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11         3596                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12         4669                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13         1442                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14          711                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15          687                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0         1362                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1         3295                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2         3270                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3         3215                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4         2858                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5         1065                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6           89                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7           25                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8         1255                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9         2558                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10         2393                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11         2149                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12         2384                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13          728                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14          178                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15           96                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat             793345750                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat           415030000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat       2349708250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat               9557.69                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         28307.69                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits             57827                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits            18678                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          69.67                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate         69.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples        33416                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean   210.524300                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean   149.031814                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev   196.248243                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::0-127        12626     37.78%     37.78% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-255        10756     32.19%     69.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-383         3828     11.46%     81.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-511         2695      8.06%     89.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::512-639         1865      5.58%     95.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::640-767          628      1.88%     96.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::768-895          381      1.14%     98.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::896-1023          278      0.83%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::1024-1151          359      1.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total        33416                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead             5312384                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten          1722880                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW             83.095339                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW             26.948974                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             69.60                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy     144820620                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy      76966395                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy    430756200                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy     79234380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy  17310744390                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy   9972108480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy  33060824865                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower   517.131377                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE  25765646750                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT  36030944250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.actEnergy      93805320                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preEnergy      49847325                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.readEnergy    161906640                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.writeEnergy     61288020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actBackEnergy  12253370940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.preBackEnergy  14230949280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.totalEnergy  31897361925                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank1.averagePower   498.932703                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::IDLE  36877608750                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT  24918982250                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_ruby.dir_cntrl15::samples    109560.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.002169087500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds         1495                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds         1495                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState            231200                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState            25450                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                    113094                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                    50487                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                  113094                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                  50487                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                30476                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts               23545                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                    24.54                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6              113094                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6              50487                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                 74230                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                  7440                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                   809                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                   122                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                    15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                 1360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                 1410                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                 1485                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                 1507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                 1516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                 1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                 1517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                 1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                 1514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                 1510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                 1510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                 1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                 1520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                 1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                 1510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                 1496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                 1496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                 1495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.rdPerTurnAround::samples         1495                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::mean    55.254849                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::stdev    41.723928                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::0-31          478     31.97%     31.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::32-63          499     33.38%     65.35% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::64-95          301     20.13%     85.48% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::96-127          134      8.96%     94.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::128-159           57      3.81%     98.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::160-191           12      0.80%     99.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::192-223           12      0.80%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::256-287            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::576-607            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::total         1495                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.wrPerTurnAround::samples         1495                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::mean    18.006020                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::gmean    17.989346                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::stdev     0.769632                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::16            117      7.83%      7.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::17             19      1.27%      9.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::18           1151     76.99%     86.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::19            165     11.04%     97.12% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::20             35      2.34%     99.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::21              5      0.33%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::22              3      0.20%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::total         1495                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.bytesReadWrQ               1950464                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys               7238016                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys            3231168                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            113215722.82299575                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            50541339.04685117                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                 63931055500                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                   390822.01                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::ruby.dir_cntrl15      5287552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorWriteBytes::ruby.dir_cntrl15      1722816                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls15.requestorReadRate::ruby.dir_cntrl15 82706921.571350052953                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorWriteRate::ruby.dir_cntrl15 26947972.860383596271                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::ruby.dir_cntrl15       113094                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::ruby.dir_cntrl15        50487                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::ruby.dir_cntrl15   2314814250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorWriteTotalLat::ruby.dir_cntrl15 1507084253250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::ruby.dir_cntrl15     20468.06                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::ruby.dir_cntrl15  29850936.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::ruby.dir_cntrl15      7238016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total      7238016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::ruby.dir_cntrl15      3231168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total      3231168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::ruby.dir_cntrl15       113094                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total        113094                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::ruby.dir_cntrl15        50487                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total        50487                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::ruby.dir_cntrl15    113215723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       113215723                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::ruby.dir_cntrl15     50541339                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total       50541339                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::ruby.dir_cntrl15    163757062                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      163757062                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts              82618                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts             26919                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0         7864                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1        13574                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2        13862                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3        10205                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4        10968                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5         3701                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6          310                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7          236                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8         2803                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9         4266                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10         3896                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11         3809                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12         4583                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13         1265                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14          647                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15          629                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0         1417                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1         3452                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2         3391                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3         3386                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4         2994                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5         1100                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6           96                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7           28                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8         1263                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9         2354                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10         2202                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11         2127                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12         2194                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13          644                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14          177                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15           94                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat             765726750                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat           413090000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat       2314814250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat               9268.28                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         28018.28                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits             58076                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits            18708                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          70.29                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate         69.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples        32749                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean   214.049895                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean   151.808882                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev   197.475975                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-127        11967     36.54%     36.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-255        10691     32.65%     69.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-383         3813     11.64%     80.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-511         2743      8.38%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-639         1840      5.62%     94.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::640-767          638      1.95%     96.77% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::768-895          421      1.29%     98.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::896-1023          326      1.00%     99.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::1024-1151          310      0.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total        32749                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead             5287552                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten          1722816                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW             82.706922                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW             26.947973                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             70.10                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy     145606020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy      77383845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy    433540800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy     82810080                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy  17594003610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy   9733574400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy  33113113155                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower   517.949261                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE  25143428000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT  36653163000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.actEnergy      88250400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preEnergy      46898610                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.readEnergy    156351720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.writeEnergy     57707100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actBackEnergy  11573477220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.preBackEnergy  14803491360                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.totalEnergy  31772370810                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank1.averagePower   496.977615                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::IDLE  38373876000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT  23422715000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_ruby.dir_cntrl2::samples    110824.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.002167134500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds         1508                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds         1508                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState             232378                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState             25565                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     112828                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                     49534                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                   112828                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                   49534                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                 29082                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                22456                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     24.57                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6               112828                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6               49534                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                  74705                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                   7855                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                   1001                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                    145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                     25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                      9                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                      5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                  1342                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                  1380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                  1529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                  1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                  1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                  1520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                  1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                  1513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                  1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                  1525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                  1527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                  1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                  1530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                  1533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                  1516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                  1513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                  1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                  1508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples         1508                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     55.525199                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev    45.695510                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-31           582     38.59%     38.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::32-63          397     26.33%     64.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::64-95          283     18.77%     83.69% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::96-127          127      8.42%     92.11% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::128-159           69      4.58%     96.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::160-191           30      1.99%     98.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::192-223           14      0.93%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::224-255            4      0.27%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-287            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::512-543            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total         1508                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples         1508                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     17.940318                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    17.922595                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     0.787522                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16             152     10.08%     10.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17              14      0.93%     11.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18            1152     76.39%     87.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             159     10.54%     97.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20              24      1.59%     99.54% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21               7      0.46%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total         1508                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                1861248                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys                7220992                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys             3170176                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             112949436.52778187                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             49587313.33505112                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  63929692000                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                    393747.87                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::ruby.dir_cntrl2      5359744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::ruby.dir_cntrl2      1731456                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::ruby.dir_cntrl2 83836135.635264486074                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::ruby.dir_cntrl2 27083118.160586122423                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::ruby.dir_cntrl2       112828                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::ruby.dir_cntrl2        49534                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::ruby.dir_cntrl2   2380504500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::ruby.dir_cntrl2 1506407214250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::ruby.dir_cntrl2     21098.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::ruby.dir_cntrl2  30411580.21                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::ruby.dir_cntrl2      7220992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total       7220992                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::ruby.dir_cntrl2      3170176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total      3170176                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::ruby.dir_cntrl2       112828                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         112828                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::ruby.dir_cntrl2        49534                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total         49534                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::ruby.dir_cntrl2    112949437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        112949437                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::ruby.dir_cntrl2     49587313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total        49587313                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::ruby.dir_cntrl2    162536750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       162536750                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts               83746                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts              27054                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0         7844                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        13701                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        13951                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        10601                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        10491                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5         3714                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6          308                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7          265                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8         3006                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9         4517                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10         4120                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11         3717                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12         4669                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13         1397                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14          743                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15          702                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0         1353                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1         3324                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2         3259                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3         3244                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4         2889                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5         1031                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6           87                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7           26                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8         1257                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9         2590                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10         2421                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11         2169                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12         2395                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13          721                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14          178                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15          110                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat              810267000                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat            418730000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat        2380504500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat                9675.29                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          28425.29                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits              58136                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits             18829                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           69.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          69.60                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples        33831                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean   209.597115                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean   147.683264                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev   197.172036                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::0-127        13070     38.63%     38.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-255        10677     31.56%     70.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-383         3756     11.10%     81.30% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-511         2758      8.15%     89.45% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::512-639         1888      5.58%     95.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::640-767          608      1.80%     96.83% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::768-895          424      1.25%     98.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::896-1023          289      0.85%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::1024-1151          361      1.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total        33831                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead              5359744                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten           1731456                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW              83.836136                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW              27.083118                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   0.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              69.46                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy      147126840                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy       78192180                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy     434647500                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy     79411860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy  17150390280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy  10107143520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy  33043106580                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower   516.854231                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  26116517750                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  35680073250                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.actEnergy       94455060                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preEnergy       50196465                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.readEnergy     163298940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.writeEnergy     61810020                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actBackEnergy  12156551880                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.preBackEnergy  14312481120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.totalEnergy  31884987885                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank1.averagePower   498.739150                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::IDLE  37090524500                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT  24706066500                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_ruby.dir_cntrl3::samples    110545.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.002340717500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds         1509                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds         1509                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState             233402                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState             25618                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     114402                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                     51083                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                   114402                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                   51083                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                 30990                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                23950                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     24.58                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6               114402                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6               51083                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                  75046                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                   7442                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                    781                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                    123                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                     16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                  1364                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                  1397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                  1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                  1525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                  1523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                  1529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                  1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                  1532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                  1522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                  1529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                  1523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                  1525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                  1533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                  1536                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                  1518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                  1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                  1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                  1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples         1509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     55.265076                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev    43.159641                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-31           496     32.87%     32.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::32-63          512     33.93%     66.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::64-95          277     18.36%     85.16% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::96-127          127      8.42%     93.57% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::128-159           61      4.04%     97.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::160-191           26      1.72%     99.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::192-223            6      0.40%     99.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::224-255            1      0.07%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-287            2      0.13%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::576-607            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total         1509                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples         1509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     17.961564                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    17.945747                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     0.744463                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16             132      8.75%      8.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17              11      0.73%      9.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18            1183     78.40%     87.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             155     10.27%     98.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20              23      1.52%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21               4      0.27%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22               1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total         1509                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                1983360                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys                7321728                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys             3269312                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             114525130.62051354                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             51137980.52033787                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  63929241500                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                    386314.42                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::ruby.dir_cntrl3      5338368                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::ruby.dir_cntrl3      1734656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::ruby.dir_cntrl3 83501776.151800453663                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::ruby.dir_cntrl3 27133171.975475944579                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::ruby.dir_cntrl3       114402                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::ruby.dir_cntrl3        51083                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::ruby.dir_cntrl3   2345290250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::ruby.dir_cntrl3 1513722998250                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::ruby.dir_cntrl3     20500.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::ruby.dir_cntrl3  29632617.47                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::ruby.dir_cntrl3      7321728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total       7321728                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::ruby.dir_cntrl3      3269312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total      3269312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::ruby.dir_cntrl3       114402                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         114402                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::ruby.dir_cntrl3        51083                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total         51083                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::ruby.dir_cntrl3    114525131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        114525131                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::ruby.dir_cntrl3     51137981                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total        51137981                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::ruby.dir_cntrl3    165663111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       165663111                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts               83412                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts              27104                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0         8015                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        14123                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        14036                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        10322                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        10704                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5         3694                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6          311                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7          276                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8         2835                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9         4460                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10         3896                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11         3641                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12         4429                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13         1267                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14          701                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15          702                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0         1409                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1         3461                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2         3432                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3         3434                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4         3017                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5         1044                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6          101                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7           27                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8         1202                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9         2390                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10         2237                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11         2235                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12         2236                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13          602                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14          172                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15          105                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat              781315250                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat            417060000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat        2345290250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat                9366.94                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          28116.94                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits              58236                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits             18862                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           69.82                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          69.59                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples        33415                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean   211.662547                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean   149.317258                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev   197.543486                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::0-127        12715     38.05%     38.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-255        10534     31.52%     69.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-383         3808     11.40%     80.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-511         2814      8.42%     89.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::512-639         1836      5.49%     94.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::640-767          672      2.01%     96.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::768-895          391      1.17%     98.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::896-1023          292      0.87%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::1024-1151          353      1.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total        33415                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead              5338368                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten           1734656                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW              83.501776                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW              27.133172                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              69.76                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy      148961820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy       79167495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy     438974340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy     83128500                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy  17417474610                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy   9882230400                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy  33096131565                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower   517.683638                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  25529615500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  36266975500                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.actEnergy       89642700                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preEnergy       47642430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.readEnergy     156587340                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.writeEnergy     58354380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actBackEnergy  11464770240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.preBackEnergy  14895034080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.totalEnergy  31758225570                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank1.averagePower   496.756357                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::IDLE  38611624250                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT  23184966750                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_ruby.dir_cntrl4::samples    109157.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.002241413500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds         1494                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds         1494                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState             230911                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState             25373                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                     113286                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                     50862                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                   113286                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                   50862                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                 31003                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                23988                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     24.52                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6               113286                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6               50862                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                  73499                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                   7704                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                    938                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                    128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                  1357                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                  1397                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                  1501                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                  1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                  1513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                  1510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                  1507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                  1505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                  1508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                  1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                  1506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                  1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                  1518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                  1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                  1506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                  1497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                  1494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                  1494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples         1494                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean     55.066934                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev    42.924795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-31           516     34.54%     34.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::32-63          466     31.19%     65.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::64-95          292     19.54%     85.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::96-127          125      8.37%     93.64% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::128-159           56      3.75%     97.39% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::160-191           30      2.01%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::192-223            6      0.40%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::224-255            1      0.07%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::256-287            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::608-639            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total         1494                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples         1494                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     17.971218                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    17.956071                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     0.729147                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16             121      8.10%      8.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::17              14      0.94%      9.04% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18            1182     79.12%     88.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::19             147      9.84%     97.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::20              24      1.61%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::21               6      0.40%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total         1494                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                1984192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys                7250304                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys             3255168                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             113407929.47217268                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             50916742.65852485                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                  63930274500                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                    389467.28                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::ruby.dir_cntrl4      5266112                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::ruby.dir_cntrl4      1718336                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::ruby.dir_cntrl4 82371561.011588230729                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::ruby.dir_cntrl4 26877897.519537843764                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::ruby.dir_cntrl4       113286                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::ruby.dir_cntrl4        50862                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::ruby.dir_cntrl4   2333064000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::ruby.dir_cntrl4 1503469640750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::ruby.dir_cntrl4     20594.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::ruby.dir_cntrl4  29559782.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::ruby.dir_cntrl4      7250304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total       7250304                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::ruby.dir_cntrl4      3255168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total      3255168                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::ruby.dir_cntrl4       113286                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total         113286                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::ruby.dir_cntrl4        50862                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total         50862                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::ruby.dir_cntrl4    113407929                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        113407929                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::ruby.dir_cntrl4     50916743                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total        50916743                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::ruby.dir_cntrl4    164324672                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       164324672                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts               82283                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts              26849                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0         7711                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1        13855                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2        13929                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3        10158                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4        10618                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5         3512                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6          308                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7          275                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8         2722                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9         4557                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10         4044                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11         3570                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12         4431                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13         1239                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14          671                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15          683                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0         1397                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1         3412                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2         3445                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3         3444                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4         3021                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5         1045                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6           80                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7           27                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8         1201                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9         2312                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10         2200                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11         2211                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12         2215                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13          562                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14          183                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15           94                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat              790257750                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat            411415000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat        2333064000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat                9604.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          28354.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits              57001                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits             18778                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           69.27                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          69.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples        33348                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean   209.424013                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean   148.315875                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev   194.894188                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-127        12692     38.06%     38.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-255        10681     32.03%     70.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-383         3759     11.27%     81.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-511         2727      8.18%     89.54% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-639         1867      5.60%     95.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::640-767          632      1.90%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::768-895          386      1.16%     98.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::896-1023          285      0.85%     99.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::1024-1151          319      0.96%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total        33348                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead              5266112                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten           1718336                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW              82.371561                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW              26.877898                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   0.85                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               0.64                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              69.44                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy      150882480                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy       80184555                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy     431013240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy     82846620                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy  17647210260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy   9688768800                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy  33127100355                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower   518.168047                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE  25024307750                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT  36772283250                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.actEnergy       87257940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preEnergy       46371105                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.readEnergy     156487380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.writeEnergy     57305160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actBackEnergy  11480957670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.preBackEnergy  14881402560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.totalEnergy  31755976215                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank1.averagePower   496.721173                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::IDLE  38576079500                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT  23220511500                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_ruby.dir_cntrl5::samples    111626.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.002398570750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds         1530                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds         1530                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState             233007                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState             25987                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                     112937                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                     49387                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                   112937                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                   49387                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                 28829                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                21869                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     24.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6               112937                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6               49387                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                  75099                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                   7878                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                    977                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                    136                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                     17                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                  1380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                  1422                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                  1543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                  1553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                  1544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                  1547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                  1541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                  1539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                  1541                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                  1548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                  1547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                  1553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                  1551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                  1552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                  1543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                  1536                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                  1530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                  1530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples         1530                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean     54.971242                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev    44.189457                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-31           567     37.06%     37.06% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::32-63          448     29.28%     66.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::64-95          273     17.84%     84.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::96-127          146      9.54%     93.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::128-159           46      3.01%     96.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::160-191           32      2.09%     98.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::192-223           12      0.78%     99.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::224-255            3      0.20%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::256-287            1      0.07%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::320-351            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::544-575            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total         1530                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples         1530                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     17.975163                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    17.958799                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     0.758236                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16             133      8.69%      8.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::17              14      0.92%      9.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18            1179     77.06%     86.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::19             172     11.24%     97.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20              28      1.83%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::21               2      0.13%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::22               2      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total         1530                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                1845056                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys                7227968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys             3160768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             113058553.84424169                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             49440155.11927503                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                  63930550500                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                    393845.34                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::ruby.dir_cntrl5      5382912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::ruby.dir_cntrl5      1760128                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::ruby.dir_cntrl5 84198525.255066812038                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::ruby.dir_cntrl5 27531600.341998945922                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::ruby.dir_cntrl5       112937                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::ruby.dir_cntrl5        49387                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::ruby.dir_cntrl5   2379518250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::ruby.dir_cntrl5 1507528306000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::ruby.dir_cntrl5     21069.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::ruby.dir_cntrl5  30524800.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::ruby.dir_cntrl5      7227968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total       7227968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::ruby.dir_cntrl5      3160768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total      3160768                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::ruby.dir_cntrl5       112937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total         112937                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::ruby.dir_cntrl5        49387                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total         49387                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::ruby.dir_cntrl5    113058554                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        113058554                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::ruby.dir_cntrl5     49440155                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total        49440155                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::ruby.dir_cntrl5    162498709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       162498709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts               84108                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts              27502                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0         7475                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1        13872                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2        14129                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3        10677                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4        10816                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5         3705                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6          310                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7          263                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8         2879                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9         4648                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10         4204                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11         3680                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12         4654                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13         1386                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14          704                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15          706                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0         1349                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1         3285                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2         3306                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3         3221                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4         2917                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5         1011                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6           89                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7           27                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8         1312                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9         2658                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10         2571                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11         2262                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12         2481                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13          723                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14          187                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15          103                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat              802493250                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat            420540000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat        2379518250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat                9541.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          28291.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits              58762                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits             19181                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           69.86                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          69.74                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples        33661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean   212.167196                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean   149.998550                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev   197.458738                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-127        12665     37.63%     37.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-255        10721     31.85%     69.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-383         3975     11.81%     81.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-511         2674      7.94%     89.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-639         1914      5.69%     94.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::640-767          664      1.97%     96.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::768-895          407      1.21%     98.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::896-1023          284      0.84%     98.94% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::1024-1151          357      1.06%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total        33661                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead              5382912                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten           1760128                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW              84.198525                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW              27.531600                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   0.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              69.84                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy      144842040                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy       76977780                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy     437303580                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy     79370100                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy  17326286580                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy   9959020320                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy  33069994800                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower   517.274812                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE  25730208750                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT  36066382250                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.actEnergy       95540340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preEnergy       50765715                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.readEnergy     163227540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.writeEnergy     64190340                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actBackEnergy  12260843070                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.preBackEnergy  14224656960                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.totalEnergy  31905418365                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank1.averagePower   499.058720                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::IDLE  36861263250                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT  24935327750                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_ruby.dir_cntrl6::samples    110407.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.002176590500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds         1506                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds         1506                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState             231768                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState             25571                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                     112720                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                     49613                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                   112720                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                   49613                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                 29388                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                22538                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     24.62                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6               112720                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6               49613                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                  74582                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                   7647                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                    948                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                    137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                     15                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                      2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                  1358                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                  1409                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                  1506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                  1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                  1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                  1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                  1523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                  1518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                  1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                  1515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                  1525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                  1523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                  1522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                  1525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                  1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                  1512                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                  1506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                  1506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples         1506                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean     55.330013                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev    46.266346                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-31           573     38.05%     38.05% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::32-63          416     27.62%     65.67% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::64-95          285     18.92%     84.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::96-127          116      7.70%     92.30% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::128-159           67      4.45%     96.75% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::160-191           28      1.86%     98.61% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::192-223           13      0.86%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::224-255            5      0.33%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::288-319            1      0.07%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::320-351            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::512-543            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total         1506                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples         1506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     17.964807                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    17.949021                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     0.744028                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16             127      8.43%      8.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::17              21      1.39%      9.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18            1174     77.95%     87.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::19             150      9.96%     97.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::20              30      1.99%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::21               4      0.27%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total         1506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                1880832                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys                7214080                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys             3175232                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             112841320.28761986                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             49666398.36257704                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                  63930782500                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                    393824.93                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::ruby.dir_cntrl6      5333248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::ruby.dir_cntrl6      1731520                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::ruby.dir_cntrl6 83421690.047976747155                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::ruby.dir_cntrl6 27084119.236883919686                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::ruby.dir_cntrl6       112720                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::ruby.dir_cntrl6        49613                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::ruby.dir_cntrl6   2365792250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::ruby.dir_cntrl6 1512153589000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::ruby.dir_cntrl6     20988.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::ruby.dir_cntrl6  30478979.08                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::ruby.dir_cntrl6      7214080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total       7214080                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::ruby.dir_cntrl6      3175232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total      3175232                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::ruby.dir_cntrl6       112720                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total         112720                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::ruby.dir_cntrl6        49613                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total         49613                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::ruby.dir_cntrl6    112841320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        112841320                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::ruby.dir_cntrl6     49666398                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total        49666398                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::ruby.dir_cntrl6    162507719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       162507719                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts               83332                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts              27055                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0         7625                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1        13483                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2        13816                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3        10600                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4        10562                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5         3697                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6          316                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7          297                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8         2923                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9         4799                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10         4135                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11         3655                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12         4637                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13         1415                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14          689                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15          683                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0         1357                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1         3272                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2         3291                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3         3252                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4         2955                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5         1030                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6           93                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7           28                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8         1256                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9         2578                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10         2428                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11         2123                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12         2397                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13          724                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14          185                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15           86                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat              803317250                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat            416660000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat        2365792250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat                9639.96                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          28389.96                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits              58003                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits             18897                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           69.60                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          69.85                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples        33483                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean   210.984201                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean   149.369432                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev   196.058459                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::0-127        12654     37.79%     37.79% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-255        10621     31.72%     69.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-383         3992     11.92%     81.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-511         2689      8.03%     89.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::512-639         1824      5.45%     94.91% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::640-767          701      2.09%     97.01% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::768-895          387      1.16%     98.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::896-1023          255      0.76%     98.92% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::1024-1151          360      1.08%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total        33483                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead              5333248                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten           1731520                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW              83.421690                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW              27.084119                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              69.66                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy      145127640                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy       77129580                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy     431227440                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy     79751160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy  17345354790                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy   9942962880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy  33067747890                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower   517.239666                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE  25688778250                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT  36107812750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.actEnergy       93969540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preEnergy       49938405                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.readEnergy     163763040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.writeEnergy     61475940                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actBackEnergy  12248411940                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.preBackEnergy  14235125280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.totalEnergy  31898878545                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank1.averagePower   498.956426                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::IDLE  36887962750                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT  24908628250                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_ruby.dir_cntrl7::samples    110400.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.002089459500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds         1503                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds         1503                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState             233322                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState             25514                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                     114499                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                     51140                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                   114499                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                   51140                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                 31107                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                24132                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     24.51                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6               114499                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6               51140                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                  74841                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                   7611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                    805                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                    119                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                     12                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                  1346                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                  1396                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                  1493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                  1526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                  1522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                  1515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                  1518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                  1523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                  1515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                  1528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                  1518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                  1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                  1519                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                  1520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                  1510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                  1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                  1503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                  1503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples         1503                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean     55.482369                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev    42.537187                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::0-31           494     32.87%     32.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::32-63          497     33.07%     65.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::64-95          301     20.03%     85.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::96-127          116      7.72%     93.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::128-159           56      3.73%     97.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::160-191           25      1.66%     99.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::192-223           11      0.73%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::224-255            2      0.13%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::576-607            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total         1503                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples         1503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     17.956088                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    17.940177                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     0.745650                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16             132      8.78%      8.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::17              22      1.46%     10.25% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18            1160     77.18%     87.43% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19             161     10.71%     98.14% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::20              25      1.66%     99.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::21               3      0.20%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total         1503                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                1990848                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys                7327936                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys             3272960                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             114622235.02139981                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             51195041.86931227                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                  63930950000                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                    385965.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::ruby.dir_cntrl7      5337088                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::ruby.dir_cntrl7      1727232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::ruby.dir_cntrl7 83481754.625844523311                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::ruby.dir_cntrl7 27017047.124931555241                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::ruby.dir_cntrl7       114499                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::ruby.dir_cntrl7        51140                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::ruby.dir_cntrl7   2353757500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::ruby.dir_cntrl7 1506189358000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::ruby.dir_cntrl7     20557.01                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::ruby.dir_cntrl7  29452275.28                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::ruby.dir_cntrl7      7327936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total       7327936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::ruby.dir_cntrl7      3272960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total      3272960                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::ruby.dir_cntrl7       114499                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total         114499                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::ruby.dir_cntrl7        51140                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total         51140                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::ruby.dir_cntrl7    114622235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        114622235                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::ruby.dir_cntrl7     51195042                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total        51195042                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::ruby.dir_cntrl7    165817277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       165817277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts               83392                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts              26988                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0         8129                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1        13648                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2        14023                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3        10259                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4        10821                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5         3682                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6          309                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7          266                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8         3004                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9         4525                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10         3975                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11         3624                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12         4487                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13         1257                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14          657                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15          726                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0         1389                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1         3430                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2         3484                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3         3426                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4         3018                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5         1062                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6           86                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7           24                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8         1206                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9         2327                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10         2278                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11         2141                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12         2241                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13          560                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14          205                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15          111                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat              790157500                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat            416960000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat        2353757500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat                9475.22                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          28225.22                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits              58333                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits             18820                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           69.95                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          69.73                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples        33222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean   212.597435                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean   150.406717                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev   196.730328                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-127        12438     37.44%     37.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-255        10556     31.77%     69.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-383         3855     11.60%     80.82% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-511         2789      8.40%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-639         1906      5.74%     94.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::640-767          689      2.07%     97.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::768-895          367      1.10%     98.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::896-1023          276      0.83%     98.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::1024-1151          346      1.04%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total        33222                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead              5337088                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten           1727232                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW              83.481755                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW              27.017047                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              69.90                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy      147162540                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy       78207360                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy     436518180                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy     83097180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy  17453750550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy   9851682240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy  33096612450                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower   517.691160                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE  25449946500                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT  36346644500                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.actEnergy       90078240                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preEnergy       47870130                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.readEnergy     158900700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.writeEnergy     57780180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actBackEnergy  11590559550                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.preBackEnergy  14789106240                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.totalEnergy  31780489440                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank1.averagePower   497.104605                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::IDLE  38336071500                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT  23460519500                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_ruby.dir_cntrl8::samples    109659.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.002145885500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds         1502                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds         1502                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState             231801                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState             25523                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                     113731                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                     51073                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                   113731                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                   51073                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                 31087                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                24058                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      1.07                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                     24.59                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6               113731                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6               51073                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                  73887                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                   7691                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                    920                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                    127                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                     16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                      3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                  1361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                  1401                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                  1505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                  1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                  1524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                  1523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                  1514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                  1518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                  1513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                  1520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                  1522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                  1521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                  1511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                  1515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                  1516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                  1509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                  1502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                  1502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.rdPerTurnAround::samples         1502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::mean     55.019973                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::stdev    43.739960                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::0-31           519     34.55%     34.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::32-63          500     33.29%     67.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::64-95          261     17.38%     85.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::96-127          104      6.92%     92.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::128-159           77      5.13%     97.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::160-191           32      2.13%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::192-223            6      0.40%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::224-255            1      0.07%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::288-319            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::576-607            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::total         1502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.wrPerTurnAround::samples         1502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::mean     17.974035                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::gmean    17.958199                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::stdev     0.745400                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::16             127      8.46%      8.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::17              14      0.93%      9.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::18            1168     77.76%     87.15% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::19             163     10.85%     98.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::20              24      1.60%     99.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::21               6      0.40%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::total         1502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.bytesReadWrQ                1989568                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys                7278784                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys             3268672                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             113853408.42469211                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             51127969.75735991                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                  63930908000                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                    387920.85                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::ruby.dir_cntrl8      5289216                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorWriteBytes::ruby.dir_cntrl8      1727808                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls8.requestorReadRate::ruby.dir_cntrl8 82732949.555092751980                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorWriteRate::ruby.dir_cntrl8 27026056.811611723155                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::ruby.dir_cntrl8       113731                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::ruby.dir_cntrl8        51073                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::ruby.dir_cntrl8   2352968750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorWriteTotalLat::ruby.dir_cntrl8 1521569934750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::ruby.dir_cntrl8     20688.90                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::ruby.dir_cntrl8  29792061.06                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::ruby.dir_cntrl8      7278784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total       7278784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::ruby.dir_cntrl8      3268672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total      3268672                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::ruby.dir_cntrl8       113731                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total         113731                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::ruby.dir_cntrl8        51073                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total         51073                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::ruby.dir_cntrl8    113853408                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        113853408                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::ruby.dir_cntrl8     51127970                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total        51127970                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::ruby.dir_cntrl8    164981378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       164981378                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts               82644                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts              26997                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0         7898                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1        13522                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2        13872                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3        10494                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4        10907                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5         3456                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6          304                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7          242                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8         2770                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9         4423                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10         3944                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11         3782                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12         4530                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13         1225                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14          638                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15          637                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0         1418                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1         3452                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2         3401                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3         3419                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4         3045                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5         1062                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6           94                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7           27                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8         1201                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9         2341                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10         2163                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11         2210                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12         2236                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13          632                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14          184                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15          112                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat              803393750                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat            413220000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat        2352968750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat                9721.14                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          28471.14                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits              57185                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits             18889                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           69.19                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate          69.97                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples        33563                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean   209.041623                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean   148.586449                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev   193.492811                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-127        12648     37.68%     37.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-255        10814     32.22%     69.90% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-383         3927     11.70%     81.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-511         2772      8.26%     89.86% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-639         1792      5.34%     95.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::640-767          612      1.82%     97.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::768-895          421      1.25%     98.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::896-1023          258      0.77%     99.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::1024-1151          319      0.95%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total        33563                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead              5289216                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten           1727808                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW              82.732950                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW              27.026057                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   0.86                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               0.65                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              0.21                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              69.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy      152174820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy       80871450                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy     433362300                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy     83091960                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy  17748549990                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy   9603430080                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy  33147675000                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower   518.489871                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE  24801854500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT  36994736500                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.actEnergy       87493560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preEnergy       46500135                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.readEnergy     156715860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.writeEnergy     57832380                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actBackEnergy  11503774770                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.preBackEnergy  14862188160                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.totalEnergy  31760699265                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank1.averagePower   496.795051                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::IDLE  38526495000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT  23270096000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_ruby.dir_cntrl9::samples    111457.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.002061501500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds         1532                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds         1532                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState             232488                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState             26045                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                     112626                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                     49317                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                   112626                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                   49317                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                 28752                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                21734                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                     24.67                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6               112626                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6               49317                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                  74992                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                   7816                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                    918                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                    133                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                     14                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                  1382                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                  1435                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                  1530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                  1558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                  1545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                  1553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                  1546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                  1547                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                  1546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                  1554                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                  1553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                  1559                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                  1556                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                  1553                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                  1546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                  1537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                  1533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                  1532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.rdPerTurnAround::samples         1532                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::mean     54.727154                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::stdev    44.964199                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::0-31           585     38.19%     38.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::32-63          448     29.24%     67.43% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::64-95          267     17.43%     84.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::96-127          129      8.42%     93.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::128-159           48      3.13%     96.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::160-191           37      2.42%     98.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::192-223           11      0.72%     99.54% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::224-255            5      0.33%     99.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::256-287            1      0.07%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::544-575            1      0.07%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::total         1532                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.wrPerTurnAround::samples         1532                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::mean     17.983681                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::gmean    17.966703                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::stdev     0.772905                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::16             135      8.81%      8.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::17              13      0.85%      9.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::18            1171     76.44%     86.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::19             174     11.36%     97.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::20              34      2.22%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::21               4      0.26%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::22               1      0.07%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::total         1532                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.bytesReadWrQ                1840128                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys                7208064                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys             3156288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             112747219.11562699                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             49370079.77842928                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                  63930856000                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                    394773.82                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::ruby.dir_cntrl9      5367936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorWriteBytes::ruby.dir_cntrl9      1763264                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls9.requestorReadRate::ruby.dir_cntrl9 83964273.401382431388                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorWriteRate::ruby.dir_cntrl9 27580653.080590974540                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::ruby.dir_cntrl9       112626                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::ruby.dir_cntrl9        49317                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::ruby.dir_cntrl9   2365436000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorWriteTotalLat::ruby.dir_cntrl9 1518252000500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::ruby.dir_cntrl9     21002.57                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::ruby.dir_cntrl9  30785570.91                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::ruby.dir_cntrl9      7208064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total       7208064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::ruby.dir_cntrl9      3156288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total      3156288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::ruby.dir_cntrl9       112626                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total         112626                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::ruby.dir_cntrl9        49317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total         49317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::ruby.dir_cntrl9    112747219                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        112747219                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::ruby.dir_cntrl9     49370080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total        49370080                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::ruby.dir_cntrl9    162117299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       162117299                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts               83874                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts              27551                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0         7876                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1        13795                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2        13840                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3        10815                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4        10578                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5         3679                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6          329                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7          242                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8         2881                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9         4677                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10         4057                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11         3704                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12         4653                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13         1419                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14          672                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15          657                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0         1342                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1         3294                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2         3266                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3         3225                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4         2929                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5         1049                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6           97                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7           29                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8         1301                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9         2652                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10         2494                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11         2348                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12         2527                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13          726                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14          176                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15           96                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat              792798500                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat            419370000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat        2365436000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat                9452.26                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          28202.26                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits              58453                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits             19296                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           69.69                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate          70.04                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples        33671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean   211.775356                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean   149.909592                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev   196.548988                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-127        12652     37.58%     37.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-255        10793     32.05%     69.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-383         3883     11.53%     81.16% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::384-511         2758      8.19%     89.35% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-639         1895      5.63%     94.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::640-767          671      1.99%     96.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::768-895          391      1.16%     98.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::896-1023          268      0.80%     98.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::1024-1151          360      1.07%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total        33671                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead              5367936                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten           1763264                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW              83.964273                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW              27.580653                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   0.87                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               0.66                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              0.22                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              69.78                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy      145034820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy       77080245                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy     436639560                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy     79505820                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy  17375620650                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy   9917475840                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy  33077551335                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower   517.393010                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE  25621748750                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT  36174842250                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.actEnergy       95411820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preEnergy       50701200                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.readEnergy     162220800                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.writeEnergy     64310400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.refreshEnergy 5046194400.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actBackEnergy  12220128540                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.preBackEnergy  14258942880                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.totalEnergy  31897910040                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank1.averagePower   498.941276                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::IDLE  36950008500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::REF   2134600000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT  24846582500                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size           512                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket           5119                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          76978971                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean            13.620150                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::gmean           11.136442                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev           11.420160                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    76976448    100.00%    100.00% |        1827      0.00%    100.00% |         520      0.00%    100.00% |         152      0.00%    100.00% |          18      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            76978971                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples    145605343                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      3.045056                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     2.638125                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     1.583246                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |    23493132     16.13%     16.13% |    72690875     49.92%     66.06% |    38071380     26.15%     92.20% |    10401642      7.14%     99.35% |      717232      0.49%     99.84% |      136690      0.09%     99.94% |       46344      0.03%     99.97% |       24917      0.02%     99.98% |       23131      0.02%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total    145605343                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples      147050736                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          7.255876                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.497176                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev        25.069064                       (Unspecified)
system.ruby.m_latencyHistSeqr            |   147024374     99.98%     99.98% |       25973      0.02%    100.00% |         300      0.00%    100.00% |          74      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total        147050736                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples    132359851                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.016323                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.009787                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.432879                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |   132359689    100.00%    100.00% |         133      0.00%    100.00% |          24      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total     132359851                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          512                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         5119                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     14690885                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     63.472112                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    52.036990                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    52.706090                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    14664526     99.82%     99.82% |       25971      0.18%    100.00% |         299      0.00%    100.00% |          74      0.00%    100.00% |          10      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     14690885                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size          128                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket         1279                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      43720485                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean        11.666658                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::gmean        9.513832                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        9.190578                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    43719354    100.00%    100.00% |        1063      0.00%    100.00% |          34      0.00%    100.00% |          10      0.00%    100.00% |          10      0.00%    100.00% |           5      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        43720485                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size          512                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket         5119                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      32996943                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean        16.248705                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::gmean       13.756313                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev       13.420039                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    32994444     99.99%     99.99% |        1807      0.01%    100.00% |         516      0.00%    100.00% |         152      0.00%    100.00% |          18      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        32996943                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        261543                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         8.547738                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::gmean        8.000349                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        3.062605                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |       97249     37.18%     37.18% |      122609     46.88%     84.06% |       34791     13.30%     97.36% |        6393      2.44%     99.81% |         473      0.18%     99.99% |          26      0.01%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          261543                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch   |      113635      6.27%      6.27% |      112832      6.23%     12.50% |      112828      6.23%     18.73% |      114402      6.32%     25.05% |      113286      6.25%     31.30% |      112937      6.23%     37.53% |      112720      6.22%     43.76% |      114499      6.32%     50.08% |      113731      6.28%     56.36% |      112626      6.22%     62.57% |      112906      6.23%     68.81% |      114181      6.30%     75.11% |      113624      6.27%     81.38% |      111877      6.18%     87.56% |      112316      6.20%     93.76% |      113094      6.24%    100.00% (Unspecified)
system.ruby.Directory_Controller.Fetch::total      1811494                       (Unspecified)
system.ruby.Directory_Controller.Data    |       51188      6.37%      6.37% |       49233      6.12%     12.49% |       49534      6.16%     18.65% |       51083      6.35%     25.01% |       50862      6.33%     31.34% |       49387      6.14%     37.48% |       49613      6.17%     43.65% |       51140      6.36%     50.01% |       51073      6.35%     56.37% |       49317      6.14%     62.50% |       50178      6.24%     68.75% |       51309      6.38%     75.13% |       51022      6.35%     81.48% |       48758      6.07%     87.54% |       49660      6.18%     93.72% |       50487      6.28%    100.00% (Unspecified)
system.ruby.Directory_Controller.Data::total       803844                       (Unspecified)
system.ruby.Directory_Controller.Memory_Data |      113635      6.27%      6.27% |      112832      6.23%     12.50% |      112828      6.23%     18.73% |      114402      6.32%     25.05% |      113286      6.25%     31.30% |      112937      6.23%     37.53% |      112720      6.22%     43.76% |      114499      6.32%     50.08% |      113731      6.28%     56.36% |      112626      6.22%     62.57% |      112906      6.23%     68.81% |      114180      6.30%     75.11% |      113624      6.27%     81.38% |      111876      6.18%     87.56% |      112316      6.20%     93.76% |      113093      6.24%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data::total      1811491                       (Unspecified)
system.ruby.Directory_Controller.Memory_Ack |       51188      6.37%      6.37% |       49233      6.12%     12.49% |       49534      6.16%     18.65% |       51083      6.35%     25.01% |       50862      6.33%     31.34% |       49387      6.14%     37.48% |       49613      6.17%     43.65% |       51140      6.36%     50.01% |       51073      6.35%     56.37% |       49317      6.14%     62.50% |       50178      6.24%     68.75% |       51308      6.38%     75.13% |       51022      6.35%     81.48% |       48758      6.07%     87.54% |       49660      6.18%     93.72% |       50487      6.28%    100.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack::total       803843                       (Unspecified)
system.ruby.Directory_Controller.CleanReplacement |       61919      6.20%      6.20% |       63084      6.31%     12.51% |       62792      6.28%     18.79% |       62798      6.28%     25.07% |       61924      6.20%     31.27% |       63053      6.31%     37.58% |       62594      6.26%     43.84% |       62853      6.29%     50.13% |       62149      6.22%     56.35% |       62815      6.28%     62.63% |       62209      6.22%     68.86% |       62356      6.24%     75.10% |       62073      6.21%     81.31% |       62602      6.26%     87.57% |       62139      6.22%     93.79% |       62097      6.21%    100.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement::total       999457                       (Unspecified)
system.ruby.Directory_Controller.I.Fetch |      113635      6.27%      6.27% |      112832      6.23%     12.50% |      112828      6.23%     18.73% |      114402      6.32%     25.05% |      113286      6.25%     31.30% |      112937      6.23%     37.53% |      112720      6.22%     43.76% |      114499      6.32%     50.08% |      113731      6.28%     56.36% |      112626      6.22%     62.57% |      112906      6.23%     68.81% |      114181      6.30%     75.11% |      113624      6.27%     81.38% |      111877      6.18%     87.56% |      112316      6.20%     93.76% |      113094      6.24%    100.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch::total      1811494                       (Unspecified)
system.ruby.Directory_Controller.M.Data  |       51188      6.37%      6.37% |       49233      6.12%     12.49% |       49534      6.16%     18.65% |       51083      6.35%     25.01% |       50862      6.33%     31.34% |       49387      6.14%     37.48% |       49613      6.17%     43.65% |       51140      6.36%     50.01% |       51073      6.35%     56.37% |       49317      6.14%     62.50% |       50178      6.24%     68.75% |       51309      6.38%     75.13% |       51022      6.35%     81.48% |       48758      6.07%     87.54% |       49660      6.18%     93.72% |       50487      6.28%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.Data::total       803844                       (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement |       61919      6.20%      6.20% |       63084      6.31%     12.51% |       62792      6.28%     18.79% |       62798      6.28%     25.07% |       61924      6.20%     31.27% |       63053      6.31%     37.58% |       62594      6.26%     43.84% |       62853      6.29%     50.13% |       62149      6.22%     56.35% |       62815      6.28%     62.63% |       62209      6.22%     68.86% |       62356      6.24%     75.10% |       62073      6.21%     81.31% |       62602      6.26%     87.57% |       62139      6.22%     93.79% |       62097      6.21%    100.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement::total       999457                       (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data |      113635      6.27%      6.27% |      112832      6.23%     12.50% |      112828      6.23%     18.73% |      114402      6.32%     25.05% |      113286      6.25%     31.30% |      112937      6.23%     37.53% |      112720      6.22%     43.76% |      114499      6.32%     50.08% |      113731      6.28%     56.36% |      112626      6.22%     62.57% |      112906      6.23%     68.81% |      114180      6.30%     75.11% |      113624      6.27%     81.38% |      111876      6.18%     87.56% |      112316      6.20%     93.76% |      113093      6.24%    100.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data::total      1811491                       (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack |       51188      6.37%      6.37% |       49233      6.12%     12.49% |       49534      6.16%     18.65% |       51083      6.35%     25.01% |       50862      6.33%     31.34% |       49387      6.14%     37.48% |       49613      6.17%     43.65% |       51140      6.36%     50.01% |       51073      6.35%     56.37% |       49317      6.14%     62.50% |       50178      6.24%     68.75% |       51308      6.38%     75.13% |       51022      6.35%     81.48% |       48758      6.07%     87.54% |       49660      6.18%     93.72% |       50487      6.28%    100.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack::total       803843                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |    19652615     23.43%     23.43% |     1135020      1.35%     24.78% |      105039      0.13%     24.91% |       26516      0.03%     24.94% |    20008533     23.85%     48.79% |     1134700      1.35%     50.14% |      104667      0.12%     50.27% |       26516      0.03%     50.30% |    19823535     23.63%     73.93% |     1133757      1.35%     75.28% |      104788      0.12%     75.41% |       26516      0.03%     75.44% |    19339013     23.05%     98.49% |     1135865      1.35%     99.84% |      104476      0.12%     99.97% |       26320      0.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total     83887876                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |    10693945     23.50%     23.50% |      589179      1.29%     24.80% |       60077      0.13%     24.93% |       21390      0.05%     24.98% |    10884850     23.92%     48.90% |      589136      1.29%     50.20% |       59998      0.13%     50.33% |       21419      0.05%     50.38% |    10761238     23.65%     74.03% |      589427      1.30%     75.32% |       60200      0.13%     75.46% |       21382      0.05%     75.50% |    10474743     23.02%     98.53% |      589567      1.30%     99.82% |       60007      0.13%     99.95% |       21358      0.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total     45497916                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |     4056436     21.23%     21.23% |      677533      3.55%     24.77% |       32460      0.17%     24.94% |       14459      0.08%     25.02% |     4068039     21.29%     46.31% |      677542      3.55%     49.85% |       32421      0.17%     50.02% |       14473      0.08%     50.10% |     4054612     21.22%     71.32% |      677516      3.55%     74.86% |       32387      0.17%     75.03% |       14463      0.08%     75.11% |     4032671     21.10%     96.21% |      677545      3.55%     99.75% |       32400      0.17%     99.92% |       14463      0.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total     19109420                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       47628     18.21%     18.21% |       10237      3.91%     22.12% |        4208      1.61%     23.73% |        3631      1.39%     25.12% |       50047     19.14%     44.26% |       10029      3.83%     48.09% |        4132      1.58%     49.67% |        3637      1.39%     51.06% |       46881     17.92%     68.99% |       10011      3.83%     72.81% |        4181      1.60%     74.41% |        3472      1.33%     75.74% |       45547     17.41%     93.16% |        9974      3.81%     96.97% |        4245      1.62%     98.59% |        3683      1.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       261543                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     4879323     25.24%     25.24% |       13704      0.07%     25.31% |        1824      0.01%     25.32% |        1318      0.01%     25.33% |     4923818     25.47%     50.80% |       13901      0.07%     50.87% |        1876      0.01%     50.88% |        1288      0.01%     50.89% |     4793584     24.80%     75.69% |       14121      0.07%     75.76% |        1747      0.01%     75.77% |        1304      0.01%     75.78% |     4664464     24.13%     99.91% |       14262      0.07%     99.98% |        1805      0.01%     99.99% |        1268      0.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     19329607                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     2534739     25.11%     25.11% |       13073      0.13%     25.24% |        2160      0.02%     25.27% |        1748      0.02%     25.28% |     2574409     25.51%     50.79% |       13103      0.13%     50.92% |        2206      0.02%     50.94% |        1730      0.02%     50.96% |     2506168     24.83%     75.79% |       13436      0.13%     75.92% |        2151      0.02%     75.95% |        1722      0.02%     75.96% |     2408611     23.86%     99.83% |       13515      0.13%     99.96% |        2163      0.02%     99.98% |        1763      0.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total     10092697                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     1146594     24.94%     24.94% |        6047      0.13%     25.07% |        2463      0.05%     25.12% |        2138      0.05%     25.17% |     1142731     24.85%     50.02% |        5973      0.13%     50.15% |        2481      0.05%     50.20% |        2141      0.05%     50.25% |     1134786     24.68%     74.93% |        5823      0.13%     75.06% |        2426      0.05%     75.11% |        2083      0.05%     75.15% |     1132127     24.62%     99.78% |        5772      0.13%     99.90% |        2447      0.05%     99.95% |        2122      0.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      4598154                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |           3      8.82%      8.82% |           2      5.88%     14.71% |           3      8.82%     23.53% |           1      2.94%     26.47% |           2      5.88%     32.35% |           2      5.88%     38.24% |           3      8.82%     47.06% |           2      5.88%     52.94% |           3      8.82%     61.76% |           1      2.94%     64.71% |           3      8.82%     73.53% |           1      2.94%     76.47% |           2      5.88%     82.35% |           2      5.88%     88.24% |           3      8.82%     97.06% |           1      2.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total           34                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     3634423     25.19%     25.19% |        8900      0.06%     25.25% |         400      0.00%     25.25% |         248      0.00%     25.25% |     3667804     25.42%     50.67% |        9089      0.06%     50.73% |         538      0.00%     50.74% |         228      0.00%     50.74% |     3593749     24.91%     75.65% |        9310      0.06%     75.71% |         382      0.00%     75.71% |         333      0.00%     75.71% |     3494409     24.22%     99.93% |        9374      0.06%    100.00% |         345      0.00%    100.00% |         192      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     14429724                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     2525770     25.15%     25.15% |       11211      0.11%     25.26% |        1710      0.02%     25.28% |        1390      0.01%     25.29% |     2564380     25.53%     50.83% |       11367      0.11%     50.94% |        1696      0.02%     50.96% |        1369      0.01%     50.97% |     2495914     24.85%     75.82% |       11619      0.12%     75.94% |        1646      0.02%     75.95% |        1375      0.01%     75.97% |     2398469     23.88%     99.85% |       11916      0.12%     99.97% |        1673      0.02%     99.99% |        1396      0.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total     10042901                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |        1860      7.65%      7.65% |        1589      6.53%     14.18% |        1313      5.40%     19.57% |        1182      4.86%     24.43% |        1889      7.76%     32.20% |        1569      6.45%     38.65% |        1309      5.38%     44.03% |        1173      4.82%     48.85% |        2422      9.96%     58.80% |        1582      6.50%     65.30% |        1318      5.42%     70.72% |        1161      4.77%     75.49% |        1899      7.81%     83.30% |        1576      6.48%     89.78% |        1313      5.40%     95.17% |        1174      4.83%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total        24329                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1127731     25.03%     25.03% |        2816      0.06%     25.10% |         651      0.01%     25.11% |         550      0.01%     25.12% |     1124319     24.96%     50.08% |        2887      0.06%     50.14% |         648      0.01%     50.16% |         544      0.01%     50.17% |     1119880     24.86%     75.03% |        2848      0.06%     75.09% |         649      0.01%     75.11% |         548      0.01%     75.12% |     1116906     24.79%     99.91% |        2738      0.06%     99.97% |         655      0.01%     99.99% |         543      0.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      4504913                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |          69      6.80%      6.80% |          83      8.19%     14.99% |          58      5.72%     20.71% |          39      3.85%     24.56% |          91      8.97%     33.53% |          70      6.90%     40.43% |          43      4.24%     44.67% |          37      3.65%     48.32% |         143     14.10%     62.43% |          73      7.20%     69.63% |          50      4.93%     74.56% |          33      3.25%     77.81% |          54      5.33%     83.14% |          67      6.61%     89.74% |          56      5.52%     95.27% |          48      4.73%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total         1014                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        8978     17.97%     17.97% |        1875      3.75%     21.73% |         460      0.92%     22.65% |         363      0.73%     23.37% |       10042     20.10%     43.48% |        1748      3.50%     46.98% |         522      1.04%     48.02% |         365      0.73%     48.75% |       10265     20.55%     69.30% |        1829      3.66%     72.96% |         514      1.03%     73.99% |         351      0.70%     74.69% |       10153     20.33%     95.02% |        1610      3.22%     98.24% |         504      1.01%     99.25% |         374      0.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total        49953                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |       16832     25.30%     25.30% |        1381      2.08%     27.38% |         420      0.63%     28.01% |         342      0.51%     28.52% |       16403     24.66%     53.18% |        1269      1.91%     55.08% |         429      0.64%     55.73% |         354      0.53%     56.26% |       12359     18.58%     74.84% |        1122      1.69%     76.52% |         379      0.57%     77.09% |         321      0.48%     77.58% |       13023     19.57%     97.15% |        1162      1.75%     98.90% |         399      0.60%     99.50% |         334      0.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        66529                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         162      7.27%      7.27% |         248     11.13%     18.39% |          69      3.10%     21.49% |          59      2.65%     24.14% |         107      4.80%     28.94% |         236     10.59%     39.52% |          83      3.72%     43.25% |          66      2.96%     46.21% |         114      5.11%     51.32% |         259     11.62%     62.94% |          71      3.19%     66.13% |          49      2.20%     68.33% |         291     13.06%     81.38% |         285     12.79%     94.17% |          66      2.96%     97.13% |          64      2.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         2229                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |       18860     17.05%     17.05% |        4679      4.23%     21.28% |        1342      1.21%     22.50% |        1016      0.92%     23.42% |       20711     18.73%     42.14% |        4710      4.26%     46.40% |        1272      1.15%     47.55% |        1014      0.92%     48.47% |       22098     19.98%     68.45% |        4703      4.25%     72.70% |        1295      1.17%     73.87% |         930      0.84%     74.71% |       20796     18.80%     93.52% |        4780      4.32%     97.84% |        1376      1.24%     99.08% |        1013      0.92%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total       110595                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |          19      2.97%      2.97% |          38      5.94%      8.91% |          58      9.06%     17.97% |          18      2.81%     20.78% |          67     10.47%     31.25% |          41      6.41%     37.66% |         115     17.97%     55.62% |          17      2.66%     58.28% |          18      2.81%     61.09% |          48      7.50%     68.59% |          22      3.44%     72.03% |          26      4.06%     76.09% |          16      2.50%     78.59% |          48      7.50%     86.09% |          70     10.94%     97.03% |          19      2.97%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total          640                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |    10675245     23.51%     23.51% |      586201      1.29%     24.80% |       58336      0.13%     24.93% |       19860      0.04%     24.97% |    10866551     23.93%     48.90% |      586288      1.29%     50.20% |       58252      0.13%     50.32% |       19886      0.04%     50.37% |    10746448     23.67%     74.04% |      586716      1.29%     75.33% |       58499      0.13%     75.46% |       19894      0.04%     75.50% |    10459813     23.04%     98.54% |      586821      1.29%     99.83% |       58287      0.13%     99.96% |       19845      0.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total     45406942                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |           3      8.82%      8.82% |           2      5.88%     14.71% |           3      8.82%     23.53% |           1      2.94%     26.47% |           2      5.88%     32.35% |           2      5.88%     38.24% |           3      8.82%     47.06% |           2      5.88%     52.94% |           3      8.82%     61.76% |           1      2.94%     64.71% |           3      8.82%     73.53% |           1      2.94%     76.47% |           2      5.88%     82.35% |           2      5.88%     88.24% |           3      8.82%     97.06% |           1      2.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total           34                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       18602     20.96%     20.96% |        2857      3.22%     24.18% |        1659      1.87%     26.05% |        1474      1.66%     27.71% |       18179     20.49%     48.20% |        2748      3.10%     51.30% |        1683      1.90%     53.20% |        1483      1.67%     54.87% |       14231     16.04%     70.90% |        2609      2.94%     73.85% |        1634      1.84%     75.69% |        1444      1.63%     77.31% |       14401     16.23%     93.54% |        2639      2.97%     96.52% |        1639      1.85%     98.36% |        1451      1.64%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        88733                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |          92      5.58%      5.58% |         124      7.52%     13.11% |          81      4.92%     18.02% |          54      3.28%     21.30% |         122      7.40%     28.70% |         100      6.07%     34.77% |          64      3.88%     38.65% |          46      2.79%     41.44% |         392     23.79%     65.23% |         106      6.43%     71.66% |          69      4.19%     75.85% |          41      2.49%     78.34% |         102      6.19%     84.53% |         108      6.55%     91.08% |          84      5.10%     96.18% |          63      3.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total         1648                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |     5327062     22.16%     22.16% |      631344      2.63%     24.78% |       36955      0.15%     24.94% |       11765      0.05%     24.98% |     5413147     22.51%     47.50% |      623750      2.59%     50.09% |       36072      0.15%     50.24% |       11716      0.05%     50.29% |     5354644     22.27%     72.56% |      648963      2.70%     75.26% |       36894      0.15%     75.41% |       11825      0.05%     75.46% |     5209116     21.67%     97.13% |      642963      2.67%     99.80% |       36181      0.15%     99.95% |       11492      0.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total     24043889                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |       56365     24.23%     24.23% |         762      0.33%     24.56% |         144      0.06%     24.62% |         133      0.06%     24.68% |       59371     25.52%     50.20% |         748      0.32%     50.52% |         151      0.06%     50.59% |         127      0.05%     50.64% |       57987     24.93%     75.57% |         712      0.31%     75.87% |         138      0.06%     75.93% |         127      0.05%     75.99% |       54836     23.57%     99.56% |         745      0.32%     99.88% |         144      0.06%     99.94% |         130      0.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total       232620                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |       11540     14.18%     14.18% |        4811      5.91%     20.10% |        1727      2.12%     22.22% |        1443      1.77%     24.00% |       13103     16.11%     40.10% |        4700      5.78%     45.88% |        1705      2.10%     47.97% |        1452      1.78%     49.76% |       12924     15.89%     65.65% |        4847      5.96%     71.60% |        1730      2.13%     73.73% |        1320      1.62%     75.35% |       12078     14.85%     90.20% |        4729      5.81%     96.01% |        1771      2.18%     98.19% |        1474      1.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total        81354                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |     2466834     25.23%     25.23% |        7500      0.08%     25.31% |         289      0.00%     25.31% |         172      0.00%     25.31% |     2501935     25.59%     50.90% |        7655      0.08%     50.98% |         350      0.00%     50.98% |         151      0.00%     50.98% |     2434828     24.90%     75.89% |        7877      0.08%     75.97% |         283      0.00%     75.97% |         275      0.00%     75.97% |     2340932     23.94%     99.91% |        8041      0.08%    100.00% |         248      0.00%    100.00% |         159      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      9777529                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |    11515053     23.71%     23.71% |      490548      1.01%     24.72% |       65856      0.14%     24.85% |       12980      0.03%     24.88% |    11709207     24.11%     48.99% |      497789      1.02%     50.02% |       66262      0.14%     50.15% |       13048      0.03%     50.18% |    11652042     23.99%     74.17% |      471275      0.97%     75.14% |       65712      0.14%     75.28% |       12939      0.03%     75.30% |    11436940     23.55%     98.85% |      479326      0.99%     99.84% |       66048      0.14%     99.97% |       13039      0.03%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total     48568064                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |     2805766     19.89%     19.89% |      673705      4.78%     24.66% |       31593      0.22%     24.89% |       13716      0.10%     24.98% |     2816790     19.97%     44.95% |      673668      4.78%     49.73% |       31536      0.22%     49.95% |       13734      0.10%     50.05% |     2811244     19.93%     69.97% |      673695      4.78%     74.75% |       31526      0.22%     74.97% |       13738      0.10%     75.07% |     2797955     19.83%     94.90% |      673774      4.78%     99.68% |       31532      0.22%     99.90% |       13724      0.10%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total     14107696                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |       16672     19.13%     19.13% |        2428      2.79%     21.91% |         756      0.87%     22.78% |         667      0.77%     23.54% |       17930     20.57%     44.11% |        2439      2.80%     46.91% |         697      0.80%     47.71% |         662      0.76%     48.47% |       18888     21.67%     70.14% |        2387      2.74%     72.88% |         762      0.87%     73.75% |         667      0.77%     74.51% |       18303     21.00%     95.51% |        2437      2.80%     98.31% |         771      0.88%     99.19% |         705      0.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total        87171                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1167589     25.10%     25.10% |        1400      0.03%     25.13% |         111      0.00%     25.13% |          76      0.00%     25.13% |     1165869     25.06%     50.19% |        1434      0.03%     50.22% |         188      0.00%     50.23% |          77      0.00%     50.23% |     1158921     24.91%     75.14% |        1433      0.03%     75.17% |          99      0.00%     75.17% |          58      0.00%     75.17% |     1153477     24.79%     99.97% |        1333      0.03%    100.00% |          97      0.00%    100.00% |          33      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      4652195                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           4     57.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total            7                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |     1051777     25.05%     25.05% |           1      0.00%     25.05% |           1      0.00%     25.05% |           0      0.00%     25.05% |     1086790     25.89%     50.94% |           2      0.00%     50.94% |           1      0.00%     50.94% |           0      0.00%     50.94% |     1047244     24.95%     75.89% |           2      0.00%     75.89% |           1      0.00%     75.89% |           0      0.00%     75.89% |     1012375     24.11%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total      4198194                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     2534739     25.11%     25.11% |       13073      0.13%     25.24% |        2160      0.02%     25.27% |        1748      0.02%     25.28% |     2574409     25.51%     50.79% |       13103      0.13%     50.92% |        2206      0.02%     50.94% |        1730      0.02%     50.96% |     2506168     24.83%     75.79% |       13436      0.13%     75.92% |        2151      0.02%     75.95% |        1722      0.02%     75.96% |     2408611     23.86%     99.83% |       13515      0.13%     99.96% |        2163      0.02%     99.98% |        1763      0.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total     10092697                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |       18697     20.55%     20.55% |        2983      3.28%     23.82% |        1743      1.92%     25.74% |        1529      1.68%     27.42% |       18303     20.11%     47.53% |        2850      3.13%     50.66% |        1750      1.92%     52.59% |        1531      1.68%     54.27% |       14791     16.25%     70.52% |        2716      2.98%     73.50% |        1706      1.87%     75.38% |        1486      1.63%     77.01% |       14930     16.41%     93.42% |        2749      3.02%     96.44% |        1726      1.90%     98.34% |        1515      1.66%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        91005                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |      174171     29.55%     29.55% |           0      0.00%     29.55% |           0      0.00%     29.55% |           0      0.00%     29.55% |      148391     25.17%     54.72% |           0      0.00%     54.72% |           1      0.00%     54.72% |           0      0.00%     54.72% |      130101     22.07%     76.79% |           0      0.00%     76.79% |           0      0.00%     76.79% |           0      0.00%     76.79% |      136782     23.21%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total       589446                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1127893     25.02%     25.02% |        3064      0.07%     25.09% |         720      0.02%     25.11% |         609      0.01%     25.12% |     1124426     24.95%     50.07% |        3123      0.07%     50.14% |         731      0.02%     50.16% |         610      0.01%     50.17% |     1119994     24.85%     75.02% |        3107      0.07%     75.09% |         720      0.02%     75.10% |         597      0.01%     75.12% |     1117197     24.79%     99.90% |        3023      0.07%     99.97% |         721      0.02%     99.99% |         607      0.01%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      4507142                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |           3      8.82%      8.82% |           2      5.88%     14.71% |           3      8.82%     23.53% |           1      2.94%     26.47% |           2      5.88%     32.35% |           2      5.88%     38.24% |           3      8.82%     47.06% |           2      5.88%     52.94% |           3      8.82%     61.76% |           1      2.94%     64.71% |           3      8.82%     73.53% |           1      2.94%     76.47% |           2      5.88%     82.35% |           2      5.88%     88.24% |           3      8.82%     97.06% |           1      2.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total           34                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           4     57.14%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           0      0.00%     57.14% |           2     28.57%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           0      0.00%     85.71% |           1     14.29%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            7                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |      275729     23.32%     23.32% |           4      0.00%     23.32% |           0      0.00%     23.32% |           0      0.00%     23.32% |      311685     26.36%     49.68% |           5      0.00%     49.68% |           0      0.00%     49.68% |           1      0.00%     49.68% |      310652     26.27%     75.95% |          23      0.00%     75.95% |           0      0.00%     75.95% |           0      0.00%     75.95% |      284316     24.05%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total      1182417                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           8      6.90%      6.90% |           8      6.90%     13.79% |           8      6.90%     20.69% |           6      5.17%     25.86% |           7      6.03%     31.90% |          10      8.62%     40.52% |           8      6.90%     47.41% |           6      5.17%     52.59% |           9      7.76%     60.34% |           7      6.03%     66.38% |           4      3.45%     69.83% |           6      5.17%     75.00% |           8      6.90%     81.90% |           8      6.90%     88.79% |           8      6.90%     95.69% |           5      4.31%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total          116                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |       66408     25.35%     25.35% |           0      0.00%     25.35% |           0      0.00%     25.35% |           0      0.00%     25.35% |       67445     25.75%     51.10% |           1      0.00%     51.11% |           0      0.00%     51.11% |           0      0.00%     51.11% |       65384     24.96%     76.07% |           1      0.00%     76.07% |           0      0.00%     76.07% |           0      0.00%     76.07% |       62678     23.93%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total       261919                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv   |         741     22.70%     22.70% |          58      1.78%     24.48% |           8      0.25%     24.72% |           8      0.25%     24.97% |         742     22.73%     47.70% |          72      2.21%     49.91% |           4      0.12%     50.03% |           3      0.09%     50.12% |         694     21.26%     71.38% |          95      2.91%     74.30% |           5      0.15%     74.45% |           8      0.25%     74.69% |         711     21.78%     96.48% |         102      3.12%     99.60% |           8      0.25%     99.85% |           5      0.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Inv::total         3264                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     3633682     25.19%     25.19% |        8842      0.06%     25.25% |         392      0.00%     25.25% |         240      0.00%     25.25% |     3667062     25.42%     50.67% |        9017      0.06%     50.73% |         534      0.00%     50.74% |         225      0.00%     50.74% |     3593055     24.91%     75.65% |        9215      0.06%     75.71% |         377      0.00%     75.71% |         325      0.00%     75.71% |     3493698     24.22%     99.93% |        9272      0.06%    100.00% |         337      0.00%    100.00% |         187      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     14426460                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.Load |           4     33.33%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           0      0.00%     33.33% |           5     41.67%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           3     25.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.Load::total           12                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.Store |           1     11.11%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           0      0.00%     11.11% |           5     55.56%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           0      0.00%     66.67% |           3     33.33%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.Store::total            9                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |         741     22.70%     22.70% |          58      1.78%     24.48% |           8      0.25%     24.72% |           8      0.25%     24.97% |         742     22.73%     47.70% |          72      2.21%     49.91% |           4      0.12%     50.03% |           3      0.09%     50.12% |         694     21.26%     71.38% |          95      2.91%     74.30% |           5      0.15%     74.45% |           8      0.25%     74.69% |         711     21.78%     96.48% |         102      3.12%     99.60% |           8      0.25%     99.85% |           5      0.15%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total         3264                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR        93783      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS       10108334      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        4514852      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE           34      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       14445546      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old       203404      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       762757      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean      1040573      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1811491      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1803300      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          90125      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean          310      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all         171108      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     14599873      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        90303      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       935054      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       786137      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_PUTX_old         3174      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR          435      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS          155      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX           14      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE           34      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement            9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        89745      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR          120      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      9157645      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      3720991      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       696054      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       845705      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     14426460      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement        66694      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean       105095      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR         2772      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS        15180      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX         7584      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_PUTX_old           90      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1803300      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.L1_GETS           43      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.L1_GETX           40      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.L1_PUTX_old         1772      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data        49037      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data_clean           67      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all        17590      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_GETS          257      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_GETX           86      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.L1_PUTX_old         1402      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data        41088      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data_clean          243      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all        63764      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.L1_GET_INSTR          153      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all        89745      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all            9      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L2_Replacement_clean            8      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       935052      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L2_Replacement_clean            7      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        90302      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.L2_Replacement_clean            5      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       786137      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock           48      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX        19086      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX_old       196966      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L2_Replacement_clean            8      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     14599825      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples     82705445                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     8.323585                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.620784                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev    26.030596                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |    82690253     99.98%     99.98% |       14975      0.02%    100.00% |         169      0.00%    100.00% |          42      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total     82705445                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples     72612593                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.004926                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.003420                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.070013                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |    72254900     99.51%     99.51% |      357693      0.49%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total     72612593                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples     10092852                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    60.977363                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    51.040626                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    48.935544                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |    10077660     99.85%     99.85% |       14975      0.15%    100.00% |         169      0.00%    100.00% |          42      0.00%    100.00% |           4      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total     10092852                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples     17184625                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean    18.237420                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     2.999959                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev    40.644314                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |    17175268     99.95%     99.95% |        9265      0.05%    100.00% |          71      0.00%    100.00% |          16      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total     17184625                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples     12679151                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.123007                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.081538                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.912020                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |    12679083    100.00%    100.00% |          56      0.00%    100.00% |          10      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total     12679151                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples      4505474                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    66.400214                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    52.966060                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    56.165623                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |     4496118     99.79%     99.79% |        9264      0.21%    100.00% |          71      0.00%    100.00% |          16      0.00%    100.00% |           4      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total      4505474                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples     45497799                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.385018                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.010450                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     9.523860                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |    45496006    100.00%    100.00% |        1714      0.00%    100.00% |          59      0.00%    100.00% |          16      0.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total     45497799                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples     45406942                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45406942    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total     45406942                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          512                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         5119                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples        90857                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean   193.802822                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean   182.322015                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    91.227937                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |       89064     98.03%     98.03% |        1714      1.89%     99.91% |          59      0.06%     99.98% |          16      0.02%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total        90857                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples      1660163                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.292340                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.033901                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     6.152107                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |     1659149     99.94%     99.94% |         909      0.05%     99.99% |          78      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total      1660163                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples      1658502                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.146637                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.028970                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     2.874729                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |     1658408     99.99%     99.99% |          77      0.00%    100.00% |          14      0.00%    100.00% |           1      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total      1658502                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples         1661                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean   146.776039                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean   122.254334                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    91.629922                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |         741     44.61%     44.61% |         832     50.09%     94.70% |          64      3.85%     98.56% |           8      0.48%     99.04% |           3      0.18%     99.22% |           9      0.54%     99.76% |           4      0.24%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total         1661                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples         1352                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     7.939349                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.174911                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    45.283195                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |        1313     97.12%     97.12% |          31      2.29%     99.41% |           6      0.44%     99.85% |           0      0.00%     99.85% |           0      0.00%     99.85% |           1      0.07%     99.93% |           1      0.07%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total         1352                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples         1311                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |        1311    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total         1311                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples           41                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean   229.829268                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean   203.446679                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev   131.200782                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |           2      4.88%      4.88% |          31     75.61%     80.49% |           6     14.63%     95.12% |           0      0.00%     95.12% |           0      0.00%     95.12% |           1      2.44%     97.56% |           1      2.44%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total           41                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples         1352                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |        1352    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total         1352                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples         1352                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |        1352    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total         1352                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count       113635                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000889                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count       164823                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.001289                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count       226742                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.001775                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromDir.m_stall_time        82000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.responseFromDir.m_avg_stall_time     0.361645                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count       164823                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.001529                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count       113107                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000885                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl1.requestToDir.m_msg_count       112832                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToDir.m_buf_msgs     0.000882                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.requestToMemory.m_msg_count       162065                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.requestToMemory.m_buf_msgs     0.001267                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_msg_count       225149                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromDir.m_buf_msgs     0.001762                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseFromDir.m_stall_time        82000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl1.responseFromDir.m_avg_stall_time     0.364203                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl1.responseFromMemory.m_msg_count       162065                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseFromMemory.m_buf_msgs     0.001514                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl1.responseToDir.m_msg_count       112317                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl1.responseToDir.m_buf_msgs     0.000878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl10.requestToDir.m_msg_count       112906                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToDir.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.requestToMemory.m_msg_count       163084                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.requestToMemory.m_buf_msgs     0.001275                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_msg_count       225293                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromDir.m_buf_msgs     0.001846                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseFromDir.m_stall_time      5399000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl10.responseFromDir.m_avg_stall_time    23.964349                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl10.responseFromMemory.m_msg_count       163084                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseFromMemory.m_buf_msgs     0.001519                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl10.responseToDir.m_msg_count       112387                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl10.responseToDir.m_buf_msgs     0.000879                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl11.requestToDir.m_msg_count       114181                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToDir.m_buf_msgs     0.000893                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.requestToMemory.m_msg_count       165490                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.requestToMemory.m_buf_msgs     0.001294                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_msg_count       227844                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromDir.m_buf_msgs     0.001809                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseFromDir.m_stall_time      1715500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl11.responseFromDir.m_avg_stall_time     7.529274                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl11.responseFromMemory.m_msg_count       165488                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseFromMemory.m_buf_msgs     0.001538                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl11.responseToDir.m_msg_count       113665                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl11.responseToDir.m_buf_msgs     0.000889                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl12.requestToDir.m_msg_count       113624                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToDir.m_buf_msgs     0.000889                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.requestToMemory.m_msg_count       164646                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.requestToMemory.m_buf_msgs     0.001288                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_msg_count       226719                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromDir.m_buf_msgs     0.001831                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseFromDir.m_stall_time      3679000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl12.responseFromDir.m_avg_stall_time    16.227136                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl12.responseFromMemory.m_msg_count       164646                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseFromMemory.m_buf_msgs     0.001527                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl12.responseToDir.m_msg_count       113095                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl12.responseToDir.m_buf_msgs     0.000885                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl13.requestToDir.m_msg_count       111877                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToDir.m_buf_msgs     0.000875                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.requestToMemory.m_msg_count       160635                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.requestToMemory.m_buf_msgs     0.001256                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_msg_count       223236                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromDir.m_buf_msgs     0.002589                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseFromDir.m_stall_time     53872000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl13.responseFromDir.m_avg_stall_time   241.323084                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl13.responseFromMemory.m_msg_count       160634                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseFromMemory.m_buf_msgs     0.001502                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl13.responseToDir.m_msg_count       111360                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl13.responseToDir.m_buf_msgs     0.000871                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl14.requestToDir.m_msg_count       112316                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToDir.m_buf_msgs     0.000878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.requestToMemory.m_msg_count       161976                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.requestToMemory.m_buf_msgs     0.001267                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_msg_count       224115                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromDir.m_buf_msgs     0.005566                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseFromDir.m_stall_time    243812500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl14.responseFromDir.m_avg_stall_time  1087.890146                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl14.responseFromMemory.m_msg_count       161976                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseFromMemory.m_buf_msgs     0.001510                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl14.responseToDir.m_msg_count       111799                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl14.responseToDir.m_buf_msgs     0.000874                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl15.requestToDir.m_msg_count       113094                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToDir.m_buf_msgs     0.000884                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.requestToMemory.m_msg_count       163581                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.requestToMemory.m_buf_msgs     0.001279                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_msg_count       225677                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromDir.m_buf_msgs     0.001766                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseFromDir.m_stall_time        75500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl15.responseFromDir.m_avg_stall_time     0.334549                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl15.responseFromMemory.m_msg_count       163580                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseFromMemory.m_buf_msgs     0.001523                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl15.responseToDir.m_msg_count       112584                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl15.responseToDir.m_buf_msgs     0.000881                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl2.requestToDir.m_msg_count       112828                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToDir.m_buf_msgs     0.000882                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.requestToMemory.m_msg_count       162362                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.requestToMemory.m_buf_msgs     0.001270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_msg_count       225154                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromDir.m_buf_msgs     0.001762                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseFromDir.m_stall_time        73000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl2.responseFromDir.m_avg_stall_time     0.324223                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl2.responseFromMemory.m_msg_count       162362                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseFromMemory.m_buf_msgs     0.001515                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl2.responseToDir.m_msg_count       112326                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl2.responseToDir.m_buf_msgs     0.000878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl3.requestToDir.m_msg_count       114402                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToDir.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.requestToMemory.m_msg_count       165485                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.requestToMemory.m_buf_msgs     0.001294                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_msg_count       228283                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromDir.m_buf_msgs     0.001788                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseFromDir.m_stall_time       173500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl3.responseFromDir.m_avg_stall_time     0.760022                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl3.responseFromMemory.m_msg_count       165485                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseFromMemory.m_buf_msgs     0.001540                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl3.responseToDir.m_msg_count       113881                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl3.responseToDir.m_buf_msgs     0.000891                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl4.requestToDir.m_msg_count       113286                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToDir.m_buf_msgs     0.000886                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.requestToMemory.m_msg_count       164148                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.requestToMemory.m_buf_msgs     0.001284                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_msg_count       226072                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromDir.m_buf_msgs     0.001769                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseFromDir.m_stall_time        77000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl4.responseFromDir.m_avg_stall_time     0.340599                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl4.responseFromMemory.m_msg_count       164148                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseFromMemory.m_buf_msgs     0.001523                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl4.responseToDir.m_msg_count       112786                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl4.responseToDir.m_buf_msgs     0.000882                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl5.requestToDir.m_msg_count       112937                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToDir.m_buf_msgs     0.000883                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.requestToMemory.m_msg_count       162324                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.requestToMemory.m_buf_msgs     0.001270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_msg_count       225377                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromDir.m_buf_msgs     0.001764                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseFromDir.m_stall_time        82000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl5.responseFromDir.m_avg_stall_time     0.363835                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl5.responseFromMemory.m_msg_count       162324                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseFromMemory.m_buf_msgs     0.001516                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl5.responseToDir.m_msg_count       112440                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl5.responseToDir.m_buf_msgs     0.000879                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl6.requestToDir.m_msg_count       112720                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToDir.m_buf_msgs     0.000882                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.requestToMemory.m_msg_count       162333                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.requestToMemory.m_buf_msgs     0.001270                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_msg_count       224927                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromDir.m_buf_msgs     0.001760                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseFromDir.m_stall_time        80500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl6.responseFromDir.m_avg_stall_time     0.357894                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl6.responseFromMemory.m_msg_count       162333                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseFromMemory.m_buf_msgs     0.001513                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl6.responseToDir.m_msg_count       112207                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl6.responseToDir.m_buf_msgs     0.000878                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl7.requestToDir.m_msg_count       114499                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToDir.m_buf_msgs     0.000895                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.requestToMemory.m_msg_count       165639                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.requestToMemory.m_buf_msgs     0.001295                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_msg_count       228492                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromDir.m_buf_msgs     0.001790                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseFromDir.m_stall_time       179000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl7.responseFromDir.m_avg_stall_time     0.783397                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl7.responseFromMemory.m_msg_count       165639                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseFromMemory.m_buf_msgs     0.001541                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl7.responseToDir.m_msg_count       113993                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl7.responseToDir.m_buf_msgs     0.000892                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl8.requestToDir.m_msg_count       113731                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToDir.m_buf_msgs     0.000889                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.requestToMemory.m_msg_count       164804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.requestToMemory.m_buf_msgs     0.001289                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_msg_count       226953                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromDir.m_buf_msgs     0.001787                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseFromDir.m_stall_time       748500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl8.responseFromDir.m_avg_stall_time     3.298040                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl8.responseFromMemory.m_msg_count       164804                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseFromMemory.m_buf_msgs     0.001529                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl8.responseToDir.m_msg_count       113222                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl8.responseToDir.m_buf_msgs     0.000885                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl9.requestToDir.m_msg_count       112626                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToDir.m_buf_msgs     0.000881                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.requestToMemory.m_msg_count       161943                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.requestToMemory.m_buf_msgs     0.001267                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_msg_count       224758                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromDir.m_buf_msgs     0.001826                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseFromDir.m_stall_time      4388000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl9.responseFromDir.m_avg_stall_time    19.523221                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl9.responseFromMemory.m_msg_count       161943                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseFromMemory.m_buf_msgs     0.001512                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl9.responseToDir.m_msg_count       112132                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl9.responseToDir.m_buf_msgs     0.000877                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.fullyBusyCycles          859622                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      7363387                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean    13.517815                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::gmean    10.775856                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     9.028551                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15      4719855     64.10%     64.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31      2295211     31.17%     95.27% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47       323978      4.40%     99.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63        23679      0.32%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79          645      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::80-95           19      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      7363387                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits     19704265                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      3662644                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses     23366909                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits     10675245                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses        18692                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses     10693937                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count     34060846                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.520710                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time  16259217500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count      1568098                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time   477.358005                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      7315759                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.170787                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestFromL1Cache.m_stall_time   3602856500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.requestFromL1Cache.m_avg_stall_time   492.478839                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        47628                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.000372                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        47628                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000745                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      7315759                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.057216                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      3662635                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.028645                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles           22527                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples        38259                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean    12.937113                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::gmean    11.127524                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     7.417697                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15        25777     67.37%     67.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        11649     30.45%     97.82% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47          814      2.13%     99.95% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           19      0.05%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total        38259                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits      1796397                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses        16152                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses      1812549                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits       586201                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses         2970                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses       589171                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count      2401720                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.018802                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time      1156000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count           13                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.481322                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count        28022                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.000516                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestFromL1Cache.m_stall_time      4955500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.requestFromL1Cache.m_avg_stall_time   176.843195                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        10237                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.000080                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        10237                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000160                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count        28022                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000219                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count        16139                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000126                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.fullyBusyCycles           1982                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::samples         9143                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::mean    19.535492                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::gmean    18.121358                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::stdev     7.976120                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::0-15         4199     45.93%     45.93% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::16-31         4161     45.51%     91.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::32-47          746      8.16%     99.60% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::48-63           36      0.39%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::64-79            1      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.delayHistogram::total         9143                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_hits       134292                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_misses         2883                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Dcache.m_demand_accesses       137175                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_hits        58499                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_misses         1697                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl10.L1Icache.m_demand_accesses        60196                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl10.mandatoryQueue.m_msg_count       197371                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_buf_msgs     0.001545                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_time       119000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.mandatoryQueue.m_stall_count            5                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl10.mandatoryQueue.m_avg_stall_time     0.602925                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl10.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl10.requestFromL1Cache.m_msg_count         4962                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestFromL1Cache.m_buf_msgs     0.000082                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.requestFromL1Cache.m_stall_time       256500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.requestFromL1Cache.m_avg_stall_time    51.692866                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.requestToL1Cache.m_msg_count         4181                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.requestToL1Cache.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_msg_count         4181                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseFromL1Cache.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.responseFromL1Cache.m_stall_time         6500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl10.responseFromL1Cache.m_avg_stall_time     1.554652                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl10.responseToL1Cache.m_msg_count         4962                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.responseToL1Cache.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl10.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_msg_count         2874                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl10.unblockFromL1Cache.m_buf_msgs     0.000022                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.fullyBusyCycles            354                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::samples         7611                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::mean    21.610564                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::gmean    20.316715                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::stdev     8.002363                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::0-15         2748     36.11%     36.11% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::16-31         3902     51.27%     87.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::32-47          920     12.09%     99.46% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::48-63           40      0.53%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::64-79            1      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.delayHistogram::total         7611                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_hits        38655                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_misses         2324                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Dcache.m_demand_accesses        40979                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_hits        19894                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_misses         1482                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl11.L1Icache.m_demand_accesses        21376                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl11.mandatoryQueue.m_msg_count        62355                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_buf_msgs     0.000490                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_time       169500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl11.mandatoryQueue.m_avg_stall_time     2.718306                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl11.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl11.requestFromL1Cache.m_msg_count         4139                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestFromL1Cache.m_buf_msgs     0.000068                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.requestFromL1Cache.m_stall_time       216500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.requestFromL1Cache.m_avg_stall_time    52.307321                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.requestToL1Cache.m_msg_count         3472                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.requestToL1Cache.m_buf_msgs     0.000027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_msg_count         3472                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseFromL1Cache.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.responseFromL1Cache.m_stall_time        25500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl11.responseFromL1Cache.m_avg_stall_time     7.344470                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl11.responseToL1Cache.m_msg_count         4139                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.responseToL1Cache.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl11.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_msg_count         2320                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl11.unblockFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.fullyBusyCycles         685441                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::samples      7080696                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::mean    18.573987                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::gmean    16.843018                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::stdev     8.784700                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::0-15      3305968     46.69%     46.69% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::16-31      3127067     44.16%     90.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::32-47       585085      8.26%     99.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::48-63        60270      0.85%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::64-79         2272      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::80-95           31      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::96-111            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.delayHistogram::total      7080696                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_hits     19498863                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_misses      3525821                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Dcache.m_demand_accesses     23024684                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_hits     10459813                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_misses        14922                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl12.L1Icache.m_demand_accesses     10474735                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl12.mandatoryQueue.m_msg_count     33499419                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_buf_msgs     0.585896                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_time  20707319000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.mandatoryQueue.m_stall_count      1496165                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl12.mandatoryQueue.m_avg_stall_time   618.139646                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl12.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl12.requestFromL1Cache.m_msg_count      7035152                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestFromL1Cache.m_buf_msgs     0.141116                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.requestFromL1Cache.m_stall_time   1986564500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.requestFromL1Cache.m_avg_stall_time   282.376912                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.requestToL1Cache.m_msg_count        45547                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.requestToL1Cache.m_buf_msgs     0.000356                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_msg_count        45547                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseFromL1Cache.m_buf_msgs     0.000715                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.responseFromL1Cache.m_stall_time       172500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl12.responseFromL1Cache.m_avg_stall_time     3.787297                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl12.responseToL1Cache.m_msg_count      7035149                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.responseToL1Cache.m_buf_msgs     0.055021                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl12.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_msg_count      3525810                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl12.unblockFromL1Cache.m_buf_msgs     0.027575                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.fullyBusyCycles          22801                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::samples        38637                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::mean    19.282320                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::gmean    17.989357                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::stdev     7.597301                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::0-15        16592     42.94%     42.94% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::16-31        19208     49.71%     92.66% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::32-47         2723      7.05%     99.70% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::48-63          110      0.28%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::64-79            4      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.delayHistogram::total        38637                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_hits      1796856                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_misses        16551                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Dcache.m_demand_accesses      1813407                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_hits       586821                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_misses         2738                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl13.L1Icache.m_demand_accesses       589559                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl13.mandatoryQueue.m_msg_count      2402966                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_buf_msgs     0.018813                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_time      1249000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.mandatoryQueue.m_stall_count           11                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl13.mandatoryQueue.m_avg_stall_time     0.519774                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl13.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl13.requestFromL1Cache.m_msg_count        28663                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestFromL1Cache.m_buf_msgs     0.000533                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.requestFromL1Cache.m_stall_time      5422000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.requestFromL1Cache.m_avg_stall_time   189.163730                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.requestToL1Cache.m_msg_count         9974                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.requestToL1Cache.m_buf_msgs     0.000078                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_msg_count         9974                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseFromL1Cache.m_buf_msgs     0.000171                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.responseFromL1Cache.m_stall_time       970000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl13.responseFromL1Cache.m_avg_stall_time    97.252857                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl13.responseToL1Cache.m_msg_count        28663                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.responseToL1Cache.m_buf_msgs     0.000224                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl13.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_msg_count        16540                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl13.unblockFromL1Cache.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.fullyBusyCycles           1947                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::samples         9203                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::mean    21.434858                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::gmean    20.151146                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::stdev     7.977430                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::0-15         3427     37.24%     37.24% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::16-31         4679     50.84%     88.08% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::32-47         1048     11.39%     99.47% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::48-63           47      0.51%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::64-79            2      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.delayHistogram::total         9203                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_hits       133975                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_misses         2901                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Dcache.m_demand_accesses       136876                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_hits        58287                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_misses         1712                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl14.L1Icache.m_demand_accesses        59999                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl14.mandatoryQueue.m_msg_count       196875                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_buf_msgs     0.001544                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_time       262000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.mandatoryQueue.m_stall_count            8                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl14.mandatoryQueue.m_avg_stall_time     1.330794                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl14.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl14.requestFromL1Cache.m_msg_count         4958                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestFromL1Cache.m_buf_msgs     0.000081                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.requestFromL1Cache.m_stall_time       227500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.requestFromL1Cache.m_avg_stall_time    45.885438                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.requestToL1Cache.m_msg_count         4245                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.requestToL1Cache.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_msg_count         4245                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseFromL1Cache.m_buf_msgs     0.000139                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.responseFromL1Cache.m_stall_time      4630000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl14.responseFromL1Cache.m_avg_stall_time  1090.694935                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl14.responseToL1Cache.m_msg_count         4958                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.responseToL1Cache.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl14.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_msg_count         2887                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl14.unblockFromL1Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.fullyBusyCycles            370                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::samples         7761                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::mean    23.776446                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::gmean    22.530425                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::stdev     8.203981                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::16-31         6332     81.59%     81.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::32-47         1359     17.51%     99.10% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::48-63           70      0.90%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.delayHistogram::total         7761                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_hits        38404                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_misses         2378                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Dcache.m_demand_accesses        40782                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_hits        19845                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_misses         1508                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl15.L1Icache.m_demand_accesses        21353                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl15.mandatoryQueue.m_msg_count        62135                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_time       193000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl15.mandatoryQueue.m_avg_stall_time     3.106140                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl15.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl15.requestFromL1Cache.m_msg_count         4078                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestFromL1Cache.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.requestFromL1Cache.m_stall_time       139000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.requestFromL1Cache.m_avg_stall_time    34.085336                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.requestToL1Cache.m_msg_count         3683                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.requestToL1Cache.m_buf_msgs     0.000029                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_msg_count         3683                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseFromL1Cache.m_buf_msgs     0.000636                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.responseFromL1Cache.m_stall_time     36945500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl15.responseFromL1Cache.m_avg_stall_time 10031.360304                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl15.responseToL1Cache.m_msg_count         4078                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.responseToL1Cache.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl15.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_msg_count         2371                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl15.unblockFromL1Cache.m_buf_msgs     0.000019                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles            1941                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples         9234                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean    15.504332                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::gmean    13.733303                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     8.006660                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15         5298     57.37%     57.37% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31         3570     38.66%     96.04% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          350      3.79%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           14      0.15%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79            2      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total         9234                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits       134606                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses         2893                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses       137499                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits        58336                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses         1733                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses        60069                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count       197568                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.001549                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time       216000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count            9                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     1.093294                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count         5026                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000083                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestFromL1Cache.m_stall_time       256500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.requestFromL1Cache.m_avg_stall_time    51.034620                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count         4208                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000033                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count         4208                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000066                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count         5026                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000039                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count         2883                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles             352                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples         7766                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean    17.750193                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::gmean    16.110367                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     8.225065                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15         3948     50.84%     50.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31         3284     42.29%     93.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47          508      6.54%     99.67% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63           26      0.33%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total         7766                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits        38612                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses         2363                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses        40975                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits        19860                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses         1524                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses        21384                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count        62359                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.000489                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time       110000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count            6                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     1.763980                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count         4135                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestFromL1Cache.m_stall_time       177000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.requestFromL1Cache.m_avg_stall_time    42.805320                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count         3631                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count         3631                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count         4135                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count         2358                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.fullyBusyCycles          846246                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::samples      7434993                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::mean    15.259278                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::gmean    12.962093                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::stdev     8.972550                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::0-15      4354042     58.56%     58.56% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::16-31      2629066     35.36%     93.92% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::32-47       417206      5.61%     99.53% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::48-63        33693      0.45%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::64-79          966      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::80-95           18      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::96-111            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.delayHistogram::total      7434993                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_hits     19998582                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_misses      3698850                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Dcache.m_demand_accesses     23697432                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_hits     10866551                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_misses        18292                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl4.L1Icache.m_demand_accesses     10884843                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl4.mandatoryQueue.m_msg_count     34582275                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_buf_msgs     0.562845                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_time  18692244500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.mandatoryQueue.m_stall_count      1614328                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl4.mandatoryQueue.m_avg_stall_time   540.515177                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl4.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl4.requestFromL1Cache.m_msg_count      7384946                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestFromL1Cache.m_buf_msgs     0.163749                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.requestFromL1Cache.m_stall_time   3083705000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl4.requestFromL1Cache.m_avg_stall_time   417.566357                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl4.requestToL1Cache.m_msg_count        50047                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.requestToL1Cache.m_buf_msgs     0.000391                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseFromL1Cache.m_msg_count        50047                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseFromL1Cache.m_buf_msgs     0.000783                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.responseToL1Cache.m_msg_count      7384946                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.responseToL1Cache.m_buf_msgs     0.057757                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl4.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_msg_count      3698837                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl4.unblockFromL1Cache.m_buf_msgs     0.028928                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.fullyBusyCycles           22629                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::samples        38196                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::mean    15.212562                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::gmean    13.592985                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::stdev     7.596537                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::0-15        22532     58.99%     58.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::16-31        14281     37.39%     96.38% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::32-47         1326      3.47%     99.85% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::48-63           56      0.15%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::64-79            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.delayHistogram::total        38196                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_hits      1795996                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_misses        16240                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Dcache.m_demand_accesses      1812236                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_hits       586288                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_misses         2838                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl5.L1Icache.m_demand_accesses       589126                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl5.mandatoryQueue.m_msg_count      2401362                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_buf_msgs     0.018803                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_time      1437500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.mandatoryQueue.m_stall_count           18                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl5.mandatoryQueue.m_avg_stall_time     0.598619                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl5.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl5.requestFromL1Cache.m_msg_count        28167                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestFromL1Cache.m_buf_msgs     0.000521                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.requestFromL1Cache.m_stall_time      5113500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl5.requestFromL1Cache.m_avg_stall_time   181.542230                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl5.requestToL1Cache.m_msg_count        10029                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.requestToL1Cache.m_buf_msgs     0.000078                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseFromL1Cache.m_msg_count        10029                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseFromL1Cache.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.responseToL1Cache.m_msg_count        28167                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.responseToL1Cache.m_buf_msgs     0.000220                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl5.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_msg_count        16228                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl5.unblockFromL1Cache.m_buf_msgs     0.000127                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.fullyBusyCycles            1975                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::samples         9360                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::mean    17.514103                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::gmean    15.958354                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::stdev     7.920740                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::0-15         4785     51.12%     51.12% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::16-31         4041     43.17%     94.29% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::32-47          518      5.53%     99.83% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::48-63           16      0.17%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.delayHistogram::total         9360                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_hits       134136                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_misses         2952                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Dcache.m_demand_accesses       137088                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_hits        58252                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_misses         1738                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl6.L1Icache.m_demand_accesses        59990                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl6.mandatoryQueue.m_msg_count       197078                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_buf_msgs     0.001550                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_time       546500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.mandatoryQueue.m_stall_count           10                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl6.mandatoryQueue.m_avg_stall_time     2.773014                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl6.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl6.requestFromL1Cache.m_msg_count         5228                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestFromL1Cache.m_buf_msgs     0.000087                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.requestFromL1Cache.m_stall_time       319000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl6.requestFromL1Cache.m_avg_stall_time    61.017598                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl6.requestToL1Cache.m_msg_count         4132                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.requestToL1Cache.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseFromL1Cache.m_msg_count         4132                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseFromL1Cache.m_buf_msgs     0.000065                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.responseToL1Cache.m_msg_count         5228                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.responseToL1Cache.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl6.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_msg_count         2940                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl6.unblockFromL1Cache.m_buf_msgs     0.000023                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.fullyBusyCycles             339                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::samples         7738                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::mean    19.727966                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::gmean    18.242062                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::stdev     8.233697                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::0-15         3575     46.20%     46.20% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::16-31         3435     44.39%     90.59% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::32-47          700      9.05%     99.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::48-63           28      0.36%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.delayHistogram::total         7738                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_hits        38642                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_misses         2346                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Dcache.m_demand_accesses        40988                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_hits        19886                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_misses         1527                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl7.L1Icache.m_demand_accesses        21413                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl7.mandatoryQueue.m_msg_count        62401                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_buf_msgs     0.000490                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_time       151500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.mandatoryQueue.m_stall_count            7                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl7.mandatoryQueue.m_avg_stall_time     2.427846                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl7.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl7.requestFromL1Cache.m_msg_count         4101                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestFromL1Cache.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.requestFromL1Cache.m_stall_time       151000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl7.requestFromL1Cache.m_avg_stall_time    36.820288                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl7.requestToL1Cache.m_msg_count         3637                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.requestToL1Cache.m_buf_msgs     0.000028                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseFromL1Cache.m_msg_count         3637                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseFromL1Cache.m_buf_msgs     0.000057                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.responseToL1Cache.m_msg_count         4101                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.responseToL1Cache.m_buf_msgs     0.000032                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl7.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_msg_count         2342                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl7.unblockFromL1Cache.m_buf_msgs     0.000018                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.fullyBusyCycles          780131                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::samples      7281587                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::mean    16.860952                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::gmean    14.890688                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::stdev     8.869469                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::0-15      3868507     53.13%     53.13% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::16-31      2868698     39.40%     92.52% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::32-47       497233      6.83%     99.35% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::48-63        45658      0.63%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::64-79         1470      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::80-95           16      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::96-111            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.delayHistogram::total      7281587                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_hits     19875935                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_misses      3626176                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Dcache.m_demand_accesses     23502111                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_hits     10746448                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_misses        14781                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl8.L1Icache.m_demand_accesses     10761229                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl8.mandatoryQueue.m_msg_count     34263340                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_buf_msgs     0.583719                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_time  20186175000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.mandatoryQueue.m_stall_count      1553390                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl8.mandatoryQueue.m_avg_stall_time   589.147906                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl8.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl8.requestFromL1Cache.m_msg_count      7234706                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestFromL1Cache.m_buf_msgs     0.151446                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.requestFromL1Cache.m_stall_time   2447410000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl8.requestFromL1Cache.m_avg_stall_time   338.287416                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl8.requestToL1Cache.m_msg_count        46881                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.requestToL1Cache.m_buf_msgs     0.000367                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseFromL1Cache.m_msg_count        46881                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseFromL1Cache.m_buf_msgs     0.000733                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.responseToL1Cache.m_msg_count      7234706                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.responseToL1Cache.m_buf_msgs     0.056582                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl8.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_msg_count      3626165                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl8.unblockFromL1Cache.m_buf_msgs     0.028360                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.fullyBusyCycles           22584                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::samples        38581                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::mean    17.373604                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::gmean    15.903526                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::stdev     7.718665                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::0-15        19481     50.49%     50.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::16-31        16974     44.00%     94.49% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::32-47         2031      5.26%     99.75% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::48-63           92      0.24%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::64-79            3      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.delayHistogram::total        38581                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_hits      1794693                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_misses        16556                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Dcache.m_demand_accesses      1811249                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_hits       586716                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_misses         2704                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl9.L1Icache.m_demand_accesses       589420                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl9.mandatoryQueue.m_msg_count      2400669                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_buf_msgs     0.018804                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_time      1802000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.mandatoryQueue.m_stall_count           33                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl9.mandatoryQueue.m_avg_stall_time     0.750624                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl9.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl9.requestFromL1Cache.m_msg_count        28570                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestFromL1Cache.m_buf_msgs     0.000537                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.requestFromL1Cache.m_stall_time      5757500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl9.requestFromL1Cache.m_avg_stall_time   201.522576                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl9.requestToL1Cache.m_msg_count        10011                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.requestToL1Cache.m_buf_msgs     0.000078                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseFromL1Cache.m_msg_count        10011                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseFromL1Cache.m_buf_msgs     0.000157                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.responseToL1Cache.m_msg_count        28570                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.responseToL1Cache.m_buf_msgs     0.000223                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl9.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_msg_count        16544                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl9.unblockFromL1Cache.m_buf_msgs     0.000129                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles               2                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     47596819                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean    12.130445                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::gmean     9.816878                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev    12.407834                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-511     47594296     99.99%     99.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::512-1023         1827      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1024-1535          520      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::1536-2047          152      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2048-2559           18      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::2560-3071            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::3584-4095            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     47596819                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1811494                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.028346                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_stall_time       698500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_avg_stall_time     0.385593                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       261591                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.002049                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_stall_time       230500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_avg_stall_time     0.881147                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     29120612                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.240027                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time    784919500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count       245369                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time    26.954087                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     12879394                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1811494                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     14690888                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     30923911                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     1.249418                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseFromL2Cache.m_stall_time  57073514500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_avg_stall_time  1845.611136                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3876334                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.030316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     14599873                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.114184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.ext_links0.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links0.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links1.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links10.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links11.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links12.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links13.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links14.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links15.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links16.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links17.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links18.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links19.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links2.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links20.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links21.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links22.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links23.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links24.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links25.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links26.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links27.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links28.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links29.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links3.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links30.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links31.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links32.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links4.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links5.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links6.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links7.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links8.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.credit_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.ext_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_cred_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.int_net_bridge1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.ext_links9.network_links1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links0.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links1.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links10.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links11.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links12.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links13.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links14.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links15.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links16.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links17.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links18.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links19.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links2.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links20.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links21.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links22.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links23.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links24.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links25.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links26.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links27.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links28.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links29.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links3.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links30.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links31.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links32.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links33.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links34.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links35.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links36.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links37.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links38.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links39.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links4.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links40.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links41.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links42.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links43.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links44.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links45.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links46.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links47.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links5.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links6.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links7.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links8.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.credit_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.dst_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.network_link.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_cred_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.int_links9.src_net_bridge.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs10.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs11.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs12.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs13.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs14.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs15.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs16.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs17.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs18.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs19.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs2.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs20.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs21.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs22.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs23.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs24.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs25.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs26.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs27.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs28.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs29.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs3.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs30.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs31.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs32.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs4.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs5.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs6.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs7.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs8.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.netifs9.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers10.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers11.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers12.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers13.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers14.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers15.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers9.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED  63931191000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.ruby.network.average_flit_latency  7661.424918                       (Unspecified)
system.ruby.network.average_flit_network_latency  5746.179069                       (Unspecified)
system.ruby.network.average_flit_queueing_latency  1915.245849                       (Unspecified)
system.ruby.network.average_flit_vnet_latency | 6820.933602                       | 5587.181868                       | 3280.256976                       (Unspecified)
system.ruby.network.average_flit_vqueue_latency | 1292.600823                       | 2412.231563                       |  500.015510                       (Unspecified)
system.ruby.network.average_hops             1.651732                       (Unspecified)
system.ruby.network.average_packet_latency  7114.762220                       (Unspecified)
system.ruby.network.average_packet_network_latency  5479.272473                       (Unspecified)
system.ruby.network.average_packet_queueing_latency  1635.489747                       (Unspecified)
system.ruby.network.average_packet_vnet_latency | 5899.644919                       | 6044.713307                       | 3280.256976                       (Unspecified)
system.ruby.network.average_packet_vqueue_latency | 1360.280221                       | 2365.012369                       |  500.015510                       (Unspecified)
system.ruby.network.avg_link_utilization     4.820592                       (Unspecified)
system.ruby.network.avg_vc_load          |    0.527370     10.94%     10.94% |    0.381856      7.92%     18.86% |    0.264900      5.50%     24.36% |    0.200303      4.16%     28.51% |    1.510743     31.34%     59.85% |    0.839036     17.41%     77.26% |    0.429256      8.90%     86.16% |    0.260420      5.40%     91.56% |    0.267285      5.54%     97.11% |    0.077934      1.62%     98.72% |    0.032384      0.67%     99.40% |    0.029108      0.60%    100.00% (Unspecified)
system.ruby.network.avg_vc_load::total       4.820592                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n0     11139116                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n1       123872                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n10       116807                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n11       116378                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n12       159728                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n13       123598                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n14       116122                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n15       115999                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n2       117040                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n3       116459                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n4       164449                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n5       123315                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n6       117069                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n7       116357                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n8       161380                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n0.n9       123742                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n0        44161                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n0         7836                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n0         6459                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n0     10560962                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n0        45203                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n0         7845                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n0         6449                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n0         7909                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n0         6493                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n0     11083783                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n0        44395                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n0         8168                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n0         6443                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n0     10860871                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n0        45114                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.ctrl_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n0      7701648                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n1       141129                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n10       117094                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n11       116526                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n12      7148814                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n13       141759                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n14       116318                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n15       115877                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n2       117343                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n3       116461                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n4      7498827                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n5       140953                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n6       117668                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n7       116308                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n8      7348699                       (Unspecified)
system.ruby.network.data_traffic_distribution.n0.n9       141792                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n0       236979                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n1.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n0       228939                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n10.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n0       228765                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n11.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n0       273391                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n12.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n0       236693                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n13.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n0       227481                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n14.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n0       227798                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n15.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n0       229357                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n2.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n0       228785                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n3.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n0       278330                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n4.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n0       236101                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n5.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n0       229509                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n6.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n0       228564                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n7.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n0       275373                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n8.n9            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n0       236964                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n1            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n10            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n11            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n12            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n13            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n14            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n15            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n2            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n3            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n4            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n5            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n6            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n7            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n8            0                       (Unspecified)
system.ruby.network.data_traffic_distribution.n9.n9            0                       (Unspecified)
system.ruby.network.ext_in_link_utilization    168789035                       (Unspecified)
system.ruby.network.ext_out_link_utilization    168789032                       (Unspecified)
system.ruby.network.flit_network_latency |337915094000                       |583227639500                       | 48749263500                       (Unspecified)
system.ruby.network.flit_queueing_latency | 64036590000                       |251804962500                       |  7430938500                       (Unspecified)
system.ruby.network.flits_injected       |    49540886     29.35%     29.35% |   104386733     61.84%     91.20% |    14861416      8.80%    100.00% (Unspecified)
system.ruby.network.flits_injected::total    168789035                       (Unspecified)
system.ruby.network.flits_received       |    49540886     29.35%     29.35% |   104386729     61.84%     91.20% |    14861416      8.80%    100.00% (Unspecified)
system.ruby.network.flits_received::total    168789031                       (Unspecified)
system.ruby.network.int_link_utilization    278794258                       (Unspecified)
system.ruby.network.packet_network_latency |182488442000                       |210357498000                       | 48749263500                       (Unspecified)
system.ruby.network.packet_queueing_latency | 42076332000                       | 82303007500                       |  7430938500                       (Unspecified)
system.ruby.network.packets_injected     |    30932106     38.38%     38.38% |    34800245     43.18%     81.56% |    14861416     18.44%    100.00% (Unspecified)
system.ruby.network.packets_injected::total     80593767                       (Unspecified)
system.ruby.network.packets_received     |    30932106     38.38%     38.38% |    34800244     43.18%     81.56% |    14861416     18.44%    100.00% (Unspecified)
system.ruby.network.packets_received::total     80593766                       (Unspecified)
system.ruby.network.routers00.buffer_reads    168789035                       (Unspecified)
system.ruby.network.routers00.buffer_writes    168789035                       (Unspecified)
system.ruby.network.routers00.crossbar_activity    168789035                       (Unspecified)
system.ruby.network.routers00.sw_input_arbiter_activity    184088187                       (Unspecified)
system.ruby.network.routers00.sw_output_arbiter_activity    168789035                       (Unspecified)
system.ruby.network.routers01.buffer_reads      7900946                       (Unspecified)
system.ruby.network.routers01.buffer_writes      7900946                       (Unspecified)
system.ruby.network.routers01.crossbar_activity      7900946                       (Unspecified)
system.ruby.network.routers01.sw_input_arbiter_activity      7944100                       (Unspecified)
system.ruby.network.routers01.sw_output_arbiter_activity      7900946                       (Unspecified)
system.ruby.network.routers02.buffer_reads      4966010                       (Unspecified)
system.ruby.network.routers02.buffer_writes      4966010                       (Unspecified)
system.ruby.network.routers02.crossbar_activity      4966010                       (Unspecified)
system.ruby.network.routers02.sw_input_arbiter_activity      4980613                       (Unspecified)
system.ruby.network.routers02.sw_output_arbiter_activity      4966010                       (Unspecified)
system.ruby.network.routers03.buffer_reads      2477687                       (Unspecified)
system.ruby.network.routers03.buffer_writes      2477687                       (Unspecified)
system.ruby.network.routers03.crossbar_activity      2477687                       (Unspecified)
system.ruby.network.routers03.sw_input_arbiter_activity      2478386                       (Unspecified)
system.ruby.network.routers03.sw_output_arbiter_activity      2477687                       (Unspecified)
system.ruby.network.routers04.buffer_reads    121927665                       (Unspecified)
system.ruby.network.routers04.buffer_writes    121927665                       (Unspecified)
system.ruby.network.routers04.crossbar_activity    121927665                       (Unspecified)
system.ruby.network.routers04.sw_input_arbiter_activity    131368047                       (Unspecified)
system.ruby.network.routers04.sw_output_arbiter_activity    121927665                       (Unspecified)
system.ruby.network.routers05.buffer_reads      3768735                       (Unspecified)
system.ruby.network.routers05.buffer_writes      3768735                       (Unspecified)
system.ruby.network.routers05.crossbar_activity      3768735                       (Unspecified)
system.ruby.network.routers05.sw_input_arbiter_activity      3811241                       (Unspecified)
system.ruby.network.routers05.sw_output_arbiter_activity      3768735                       (Unspecified)
system.ruby.network.routers06.buffer_reads      2728258                       (Unspecified)
system.ruby.network.routers06.buffer_writes      2728258                       (Unspecified)
system.ruby.network.routers06.crossbar_activity      2728258                       (Unspecified)
system.ruby.network.routers06.sw_input_arbiter_activity      2743262                       (Unspecified)
system.ruby.network.routers06.sw_output_arbiter_activity      2728258                       (Unspecified)
system.ruby.network.routers07.buffer_reads      2030348                       (Unspecified)
system.ruby.network.routers07.buffer_writes      2030348                       (Unspecified)
system.ruby.network.routers07.crossbar_activity      2030348                       (Unspecified)
system.ruby.network.routers07.sw_input_arbiter_activity      2030980                       (Unspecified)
system.ruby.network.routers07.sw_output_arbiter_activity      2030348                       (Unspecified)
system.ruby.network.routers08.buffer_reads     80502356                       (Unspecified)
system.ruby.network.routers08.buffer_writes     80502356                       (Unspecified)
system.ruby.network.routers08.crossbar_activity     80502356                       (Unspecified)
system.ruby.network.routers08.sw_input_arbiter_activity     85010556                       (Unspecified)
system.ruby.network.routers08.sw_output_arbiter_activity     80502356                       (Unspecified)
system.ruby.network.routers09.buffer_reads      3226644                       (Unspecified)
system.ruby.network.routers09.buffer_writes      3226644                       (Unspecified)
system.ruby.network.routers09.crossbar_activity      3226644                       (Unspecified)
system.ruby.network.routers09.sw_input_arbiter_activity      3271533                       (Unspecified)
system.ruby.network.routers09.sw_output_arbiter_activity      3226644                       (Unspecified)
system.ruby.network.routers10.buffer_reads      2275912                       (Unspecified)
system.ruby.network.routers10.buffer_writes      2275912                       (Unspecified)
system.ruby.network.routers10.crossbar_activity      2275912                       (Unspecified)
system.ruby.network.routers10.sw_input_arbiter_activity      2291662                       (Unspecified)
system.ruby.network.routers10.sw_output_arbiter_activity      2275912                       (Unspecified)
system.ruby.network.routers11.buffer_reads      1584672                       (Unspecified)
system.ruby.network.routers11.buffer_writes      1584672                       (Unspecified)
system.ruby.network.routers11.crossbar_activity      1584672                       (Unspecified)
system.ruby.network.routers11.sw_input_arbiter_activity      1585343                       (Unspecified)
system.ruby.network.routers11.sw_output_arbiter_activity      1584672                       (Unspecified)
system.ruby.network.routers12.buffer_reads     39782464                       (Unspecified)
system.ruby.network.routers12.buffer_writes     39782464                       (Unspecified)
system.ruby.network.routers12.crossbar_activity     39782464                       (Unspecified)
system.ruby.network.routers12.sw_input_arbiter_activity     40263668                       (Unspecified)
system.ruby.network.routers12.sw_output_arbiter_activity     39782464                       (Unspecified)
system.ruby.network.routers13.buffer_reads      2671292                       (Unspecified)
system.ruby.network.routers13.buffer_writes      2671292                       (Unspecified)
system.ruby.network.routers13.crossbar_activity      2671292                       (Unspecified)
system.ruby.network.routers13.sw_input_arbiter_activity      2720039                       (Unspecified)
system.ruby.network.routers13.sw_output_arbiter_activity      2671292                       (Unspecified)
system.ruby.network.routers14.buffer_reads      1818729                       (Unspecified)
system.ruby.network.routers14.buffer_writes      1818729                       (Unspecified)
system.ruby.network.routers14.crossbar_activity      1818729                       (Unspecified)
system.ruby.network.routers14.sw_input_arbiter_activity      1838883                       (Unspecified)
system.ruby.network.routers14.sw_output_arbiter_activity      1818729                       (Unspecified)
system.ruby.network.routers15.buffer_reads      1132539                       (Unspecified)
system.ruby.network.routers15.buffer_writes      1132539                       (Unspecified)
system.ruby.network.routers15.crossbar_activity      1132539                       (Unspecified)
system.ruby.network.routers15.sw_input_arbiter_activity      1134354                       (Unspecified)
system.ruby.network.routers15.sw_output_arbiter_activity      1132539                       (Unspecified)

---------- End Simulation Statistics   ----------
