$date
	Sun May 14 13:25:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux8to1_tb $end
$var wire 1 ! out $end
$var reg 8 " in [7:0] $end
$var reg 3 # sel [2:0] $end
$scope module DUT $end
$var wire 8 $ in [7:0] $end
$var wire 3 % sel [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
bx "
x!
$end
#10
1!
b101 #
b101 %
b11111111 "
b11111111 $
#20
b1 #
b1 %
b10111110 "
b10111110 $
#30
b111 #
b111 %
b11111010 "
b11111010 $
#70
