<stg><name>case_6</name>


<trans_list>

<trans id="902" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="903" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="904" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="905" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="906" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="907" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="908" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="909" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="910" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="911" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="912" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="913" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="914" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="915" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="916" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="917" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="918" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="919" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="920" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="921" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="922" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="923" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="924" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="925" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="926" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="927" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="928" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="929" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="930" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="931" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="932" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="933" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="934" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="935" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="936" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="937" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="938" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="939" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="940" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="941" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="942" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="943" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="944" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="945" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="946" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="947" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="948" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:69 %in_data_6_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="in_data_6_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="4" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:70 %in7 = trunc i16 %in_data_6_read

]]></Node>
<StgValue><ssdm name="in7"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:72 %in_data_8_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_8

]]></Node>
<StgValue><ssdm name="in_data_8_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:73 %in9 = trunc i16 %in_data_8_read

]]></Node>
<StgValue><ssdm name="in9"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:82 %sext_ln200_1 = sext i9 %in9

]]></Node>
<StgValue><ssdm name="sext_ln200_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:83 %sext_ln200_2 = sext i4 %in7

]]></Node>
<StgValue><ssdm name="sext_ln200_2"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:84 %mul_ln200 = mul i13 %sext_ln200_1, i13 %sext_ln200_2

]]></Node>
<StgValue><ssdm name="mul_ln200"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:85 %specfucore_ln3 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln200, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:86 %m12 = trunc i13 %mul_ln200

]]></Node>
<StgValue><ssdm name="m12"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:89 %trunc_ln201_1 = trunc i13 %mul_ln200

]]></Node>
<StgValue><ssdm name="trunc_ln201_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="3" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:93 %trunc_ln203 = trunc i13 %mul_ln200

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:71 %in_data_7_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="in_data_7_read"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:75 %trunc_ln198 = trunc i16 %in_data_7_read

]]></Node>
<StgValue><ssdm name="trunc_ln198"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:78 %trunc_ln199 = trunc i16 %in_data_7_read

]]></Node>
<StgValue><ssdm name="trunc_ln199"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:81 %sext_ln200 = sext i9 %in9

]]></Node>
<StgValue><ssdm name="sext_ln200"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:88 %trunc_ln201 = trunc i16 %in_data_7_read

]]></Node>
<StgValue><ssdm name="trunc_ln201"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:90 %m13 = mul i6 %trunc_ln201_1, i6 %trunc_ln201

]]></Node>
<StgValue><ssdm name="m13"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:95 %sext_ln203 = sext i9 %m12

]]></Node>
<StgValue><ssdm name="sext_ln203"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:96 %mul_ln203 = mul i18 %sext_ln203, i18 %sext_ln200

]]></Node>
<StgValue><ssdm name="mul_ln203"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:97 %specfucore_ln6 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln203, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln6"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:98 %m15 = trunc i18 %mul_ln203

]]></Node>
<StgValue><ssdm name="m15"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="4" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:133 %trunc_ln210 = trunc i18 %mul_ln203

]]></Node>
<StgValue><ssdm name="trunc_ln210"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="4" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:134 %trunc_ln210_1 = trunc i6 %m13

]]></Node>
<StgValue><ssdm name="trunc_ln210_1"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:136 %trunc_ln216 = trunc i18 %mul_ln203

]]></Node>
<StgValue><ssdm name="trunc_ln216"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:65 %in_data_4_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="in_data_4_read"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="3" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:66 %in5 = trunc i16 %in_data_4_read

]]></Node>
<StgValue><ssdm name="in5"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:67 %in_data_5_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="in_data_5_read"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="13" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:68 %in6 = trunc i16 %in_data_5_read

]]></Node>
<StgValue><ssdm name="in6"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:77 %sext_ln199 = sext i3 %in5

]]></Node>
<StgValue><ssdm name="sext_ln199"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:79 %m11 = add i13 %trunc_ln199, i13 %sext_ln199

]]></Node>
<StgValue><ssdm name="m11"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:91 %m14 = mul i13 %m11, i13 %in6

]]></Node>
<StgValue><ssdm name="m14"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:94 %zext_ln203 = zext i3 %trunc_ln203

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="7" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:101 %zext_ln204 = zext i6 %m13

]]></Node>
<StgValue><ssdm name="zext_ln204"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:102 %mul_ln204 = mul i7 %zext_ln203, i7 %zext_ln204

]]></Node>
<StgValue><ssdm name="mul_ln204"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="3" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:103 %m16 = trunc i7 %mul_ln204

]]></Node>
<StgValue><ssdm name="m16"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="7" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:104 %specfucore_ln7 = specfucore void @_ssdm_op_SpecFUCore, i7 %mul_ln204, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln7"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="11" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:116 %trunc_ln206 = trunc i13 %m11

]]></Node>
<StgValue><ssdm name="trunc_ln206"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:135 %m22 = mul i4 %trunc_ln210, i4 %trunc_ln210_1

]]></Node>
<StgValue><ssdm name="m22"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:794 %sext_ln360 = sext i13 %m14

]]></Node>
<StgValue><ssdm name="sext_ln360"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:795 %write_ln360 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_0, i16 %sext_ln360

]]></Node>
<StgValue><ssdm name="write_ln360"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:796 %sext_ln361 = sext i4 %m22

]]></Node>
<StgValue><ssdm name="sext_ln361"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:797 %write_ln361 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_1, i16 %sext_ln361

]]></Node>
<StgValue><ssdm name="write_ln361"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:63 %in_data_1_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %in_data_1

]]></Node>
<StgValue><ssdm name="in_data_1_read"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:64 %in2 = trunc i16 %in_data_1_read

]]></Node>
<StgValue><ssdm name="in2"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:74 %sext_ln198 = sext i8 %in2

]]></Node>
<StgValue><ssdm name="sext_ln198"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:76 %m10 = mul i9 %trunc_ln198, i9 %sext_ln198

]]></Node>
<StgValue><ssdm name="m10"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:109 %sext_ln205_2 = sext i3 %m16

]]></Node>
<StgValue><ssdm name="sext_ln205_2"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:115 %sext_ln206 = sext i6 %m13

]]></Node>
<StgValue><ssdm name="sext_ln206"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:117 %m18 = mul i11 %trunc_ln206, i11 %sext_ln206

]]></Node>
<StgValue><ssdm name="m18"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:119 %zext_ln207 = zext i13 %m11

]]></Node>
<StgValue><ssdm name="zext_ln207"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:120 %mul_ln207 = mul i16 %zext_ln207, i16 %sext_ln205_2

]]></Node>
<StgValue><ssdm name="mul_ln207"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:121 %m19 = trunc i16 %mul_ln207

]]></Node>
<StgValue><ssdm name="m19"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:122 %specfucore_ln10 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln207, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln10"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="6" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:137 %trunc_ln216_1 = trunc i11 %m18

]]></Node>
<StgValue><ssdm name="trunc_ln216_1"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:138 %mul_ln216 = mul i6 %trunc_ln216_1, i6 %trunc_ln216

]]></Node>
<StgValue><ssdm name="mul_ln216"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:158 %trunc_ln216_2 = trunc i16 %mul_ln207

]]></Node>
<StgValue><ssdm name="trunc_ln216_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="12" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:108 %sext_ln205_1 = sext i9 %m10

]]></Node>
<StgValue><ssdm name="sext_ln205_1"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="12" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:110 %sext_ln205_3 = sext i3 %m16

]]></Node>
<StgValue><ssdm name="sext_ln205_3"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:111 %mul_ln205 = mul i12 %sext_ln205_1, i12 %sext_ln205_3

]]></Node>
<StgValue><ssdm name="mul_ln205"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:112 %specfucore_ln8 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln205, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln8"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="8" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:113 %m17 = trunc i12 %mul_ln205

]]></Node>
<StgValue><ssdm name="m17"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:125 %zext_ln208 = zext i9 %m19

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="18" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:126 %zext_ln208_1 = zext i9 %m15

]]></Node>
<StgValue><ssdm name="zext_ln208_1"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:127 %mul_ln208 = mul i18 %zext_ln208, i18 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:128 %m20 = trunc i18 %mul_ln208

]]></Node>
<StgValue><ssdm name="m20"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:129 %specfucore_ln11 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln208, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln11"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="8" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:131 %trunc_ln209 = trunc i18 %mul_ln208

]]></Node>
<StgValue><ssdm name="trunc_ln209"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:138 %mul_ln216 = mul i6 %trunc_ln216_1, i6 %trunc_ln216

]]></Node>
<StgValue><ssdm name="mul_ln216"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="11" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:148 %trunc_ln214 = trunc i12 %mul_ln205

]]></Node>
<StgValue><ssdm name="trunc_ln214"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="118" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:132 %m21 = add i8 %trunc_ln209, i8 %m17

]]></Node>
<StgValue><ssdm name="m21"/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:138 %mul_ln216 = mul i6 %trunc_ln216_1, i6 %trunc_ln216

]]></Node>
<StgValue><ssdm name="mul_ln216"/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="11" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:149 %sext_ln214 = sext i9 %m20

]]></Node>
<StgValue><ssdm name="sext_ln214"/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:150 %m26 = mul i11 %trunc_ln214, i11 %sext_ln214

]]></Node>
<StgValue><ssdm name="m26"/></StgValue>
</operation>

<operation id="122" st_id="6" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:159 %m28 = add i6 %trunc_ln216_2, i6 %mul_ln216

]]></Node>
<StgValue><ssdm name="m28"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="123" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="11" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:107 %sext_ln205 = sext i3 %m16

]]></Node>
<StgValue><ssdm name="sext_ln205"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:139 %add_ln212 = add i11 %m18, i11 %sext_ln205

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="125" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:141 %zext_ln213 = zext i8 %m21

]]></Node>
<StgValue><ssdm name="zext_ln213"/></StgValue>
</operation>

<operation id="126" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:142 %zext_ln213_1 = zext i8 %m17

]]></Node>
<StgValue><ssdm name="zext_ln213_1"/></StgValue>
</operation>

<operation id="127" st_id="7" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:143 %mul_ln213 = mul i16 %zext_ln213_1, i16 %zext_ln213

]]></Node>
<StgValue><ssdm name="mul_ln213"/></StgValue>
</operation>

<operation id="128" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:144 %trunc_ln218 = trunc i16 %mul_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln218"/></StgValue>
</operation>

<operation id="129" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:145 %specfucore_ln16 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln213, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln16"/></StgValue>
</operation>

<operation id="130" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="4" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:146 %m25 = trunc i16 %mul_ln213

]]></Node>
<StgValue><ssdm name="m25"/></StgValue>
</operation>

<operation id="131" st_id="7" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:159 %m28 = add i6 %trunc_ln216_2, i6 %mul_ln216

]]></Node>
<StgValue><ssdm name="m28"/></StgValue>
</operation>

<operation id="132" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="5" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:161 %trunc_ln217_1 = trunc i6 %m28

]]></Node>
<StgValue><ssdm name="trunc_ln217_1"/></StgValue>
</operation>

<operation id="133" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="6" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:165 %trunc_ln220 = trunc i11 %add_ln212

]]></Node>
<StgValue><ssdm name="trunc_ln220"/></StgValue>
</operation>

<operation id="134" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:166 %trunc_ln220_1 = trunc i16 %mul_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln220_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="135" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="22" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:152 %sext_ln215 = sext i11 %m26

]]></Node>
<StgValue><ssdm name="sext_ln215"/></StgValue>
</operation>

<operation id="136" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="22" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:153 %zext_ln215 = zext i11 %add_ln212

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="137" st_id="8" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.99:154 %mul_ln215 = mul i22 %zext_ln215, i22 %sext_ln215

]]></Node>
<StgValue><ssdm name="mul_ln215"/></StgValue>
</operation>

<operation id="138" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="11" op_0_bw="22">
<![CDATA[
fpga_resource_hint.entry.99:155 %m27 = trunc i22 %mul_ln215

]]></Node>
<StgValue><ssdm name="m27"/></StgValue>
</operation>

<operation id="139" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:156 %specfucore_ln18 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln215, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln18"/></StgValue>
</operation>

<operation id="140" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="5" op_0_bw="22">
<![CDATA[
fpga_resource_hint.entry.99:160 %trunc_ln217 = trunc i22 %mul_ln215

]]></Node>
<StgValue><ssdm name="trunc_ln217"/></StgValue>
</operation>

<operation id="141" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:163 %m30 = add i8 %trunc_ln218, i8 %m21

]]></Node>
<StgValue><ssdm name="m30"/></StgValue>
</operation>

<operation id="142" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:167 %m32 = add i6 %trunc_ln220_1, i6 %trunc_ln220

]]></Node>
<StgValue><ssdm name="m32"/></StgValue>
</operation>

<operation id="143" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:183 %sext_ln223 = sext i11 %m26

]]></Node>
<StgValue><ssdm name="sext_ln223"/></StgValue>
</operation>

<operation id="144" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="13" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:184 %sext_ln223_1 = sext i6 %m28

]]></Node>
<StgValue><ssdm name="sext_ln223_1"/></StgValue>
</operation>

<operation id="145" st_id="8" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:185 %m35 = mul i13 %sext_ln223, i13 %sext_ln223_1

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:798 %sext_ln362 = sext i8 %m30

]]></Node>
<StgValue><ssdm name="sext_ln362"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:799 %write_ln362 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_2, i16 %sext_ln362

]]></Node>
<StgValue><ssdm name="write_ln362"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="148" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:162 %m29 = mul i5 %trunc_ln217, i5 %trunc_ln217_1

]]></Node>
<StgValue><ssdm name="m29"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:164 %m31 = mul i5 %m29, i5 %trunc_ln217

]]></Node>
<StgValue><ssdm name="m31"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:169 %zext_ln221 = zext i6 %m32

]]></Node>
<StgValue><ssdm name="zext_ln221"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:170 %zext_ln221_1 = zext i4 %m25

]]></Node>
<StgValue><ssdm name="zext_ln221_1"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:171 %mul_ln221 = mul i9 %zext_ln221_1, i9 %zext_ln221

]]></Node>
<StgValue><ssdm name="mul_ln221"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:172 %trunc_ln228 = trunc i9 %mul_ln221

]]></Node>
<StgValue><ssdm name="trunc_ln228"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:173 %specfucore_ln24 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln221, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln24"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="3" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:174 %m33 = trunc i9 %mul_ln221

]]></Node>
<StgValue><ssdm name="m33"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:185 %m35 = mul i13 %sext_ln223, i13 %sext_ln223_1

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="15" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:186 %sext_ln224 = sext i11 %m27

]]></Node>
<StgValue><ssdm name="sext_ln224"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="15" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:187 %sext_ln224_1 = sext i6 %m32

]]></Node>
<StgValue><ssdm name="sext_ln224_1"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:188 %m36 = mul i15 %sext_ln224, i15 %sext_ln224_1

]]></Node>
<StgValue><ssdm name="m36"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="3" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:189 %trunc_ln225 = trunc i5 %m29

]]></Node>
<StgValue><ssdm name="trunc_ln225"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="3" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:190 %trunc_ln225_1 = trunc i15 %m36

]]></Node>
<StgValue><ssdm name="trunc_ln225_1"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:191 %m37 = mul i3 %trunc_ln225_1, i3 %trunc_ln225

]]></Node>
<StgValue><ssdm name="m37"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="13" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:209 %trunc_ln230 = trunc i15 %m36

]]></Node>
<StgValue><ssdm name="trunc_ln230"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:177 %zext_ln222 = zext i5 %m31

]]></Node>
<StgValue><ssdm name="zext_ln222"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:178 %zext_ln222_1 = zext i5 %m29

]]></Node>
<StgValue><ssdm name="zext_ln222_1"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:179 %mul_ln222 = mul i9 %zext_ln222_1, i9 %zext_ln222

]]></Node>
<StgValue><ssdm name="mul_ln222"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:180 %trunc_ln228_1 = trunc i9 %mul_ln222

]]></Node>
<StgValue><ssdm name="trunc_ln228_1"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:181 %specfucore_ln25 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln222, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln25"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:185 %m35 = mul i13 %sext_ln223, i13 %sext_ln223_1

]]></Node>
<StgValue><ssdm name="m35"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:193 %zext_ln226 = zext i6 %m32

]]></Node>
<StgValue><ssdm name="zext_ln226"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:194 %zext_ln226_1 = zext i5 %m31

]]></Node>
<StgValue><ssdm name="zext_ln226_1"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:195 %mul_ln226 = mul i11 %zext_ln226_1, i11 %zext_ln226

]]></Node>
<StgValue><ssdm name="mul_ln226"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:196 %m38 = trunc i11 %mul_ln226

]]></Node>
<StgValue><ssdm name="m38"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:197 %specfucore_ln29 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln226, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln29"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:200 %zext_ln227 = zext i3 %m33

]]></Node>
<StgValue><ssdm name="zext_ln227"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:201 %zext_ln227_1 = zext i3 %m37

]]></Node>
<StgValue><ssdm name="zext_ln227_1"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:202 %mul_ln227 = mul i6 %zext_ln227_1, i6 %zext_ln227

]]></Node>
<StgValue><ssdm name="mul_ln227"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:203 %trunc_ln229 = trunc i6 %mul_ln227

]]></Node>
<StgValue><ssdm name="trunc_ln229"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:204 %specfucore_ln30 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln227, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln30"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:206 %m40 = mul i4 %trunc_ln228_1, i4 %trunc_ln228

]]></Node>
<StgValue><ssdm name="m40"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:207 %trunc_ln229_1 = trunc i11 %mul_ln226

]]></Node>
<StgValue><ssdm name="trunc_ln229_1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:208 %m41 = add i3 %trunc_ln229, i3 %trunc_ln229_1

]]></Node>
<StgValue><ssdm name="m41"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:210 %m42 = add i13 %trunc_ln230, i13 %m35

]]></Node>
<StgValue><ssdm name="m42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="184" st_id="11" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:210 %m42 = add i13 %trunc_ln230, i13 %m35

]]></Node>
<StgValue><ssdm name="m42"/></StgValue>
</operation>

<operation id="185" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:211 %trunc_ln231 = trunc i13 %m42

]]></Node>
<StgValue><ssdm name="trunc_ln231"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:212 %sext_ln231 = sext i3 %m41

]]></Node>
<StgValue><ssdm name="sext_ln231"/></StgValue>
</operation>

<operation id="187" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:213 %m43 = mul i6 %trunc_ln231, i6 %sext_ln231

]]></Node>
<StgValue><ssdm name="m43"/></StgValue>
</operation>

<operation id="188" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:222 %trunc_ln233 = trunc i6 %m43

]]></Node>
<StgValue><ssdm name="trunc_ln233"/></StgValue>
</operation>

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="5" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:224 %trunc_ln236 = trunc i6 %m43

]]></Node>
<StgValue><ssdm name="trunc_ln236"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="5" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:225 %trunc_ln236_1 = trunc i13 %m42

]]></Node>
<StgValue><ssdm name="trunc_ln236_1"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="8" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:244 %trunc_ln238 = trunc i13 %m42

]]></Node>
<StgValue><ssdm name="trunc_ln238"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="18" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:216 %sext_ln232 = sext i13 %m42

]]></Node>
<StgValue><ssdm name="sext_ln232"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="18" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:217 %sext_ln232_1 = sext i5 %m38

]]></Node>
<StgValue><ssdm name="sext_ln232_1"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:218 %mul_ln232 = mul i18 %sext_ln232, i18 %sext_ln232_1

]]></Node>
<StgValue><ssdm name="mul_ln232"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:219 %specfucore_ln35 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln232, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln35"/></StgValue>
</operation>

<operation id="196" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="13" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:220 %m44 = trunc i18 %mul_ln232

]]></Node>
<StgValue><ssdm name="m44"/></StgValue>
</operation>

<operation id="197" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:223 %m45 = mul i3 %trunc_ln233, i3 %m41

]]></Node>
<StgValue><ssdm name="m45"/></StgValue>
</operation>

<operation id="198" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:226 %mul_ln236 = mul i5 %trunc_ln236, i5 %trunc_ln236_1

]]></Node>
<StgValue><ssdm name="mul_ln236"/></StgValue>
</operation>

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="5" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:234 %sext_ln236 = sext i4 %m40

]]></Node>
<StgValue><ssdm name="sext_ln236"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:235 %m48 = add i5 %mul_ln236, i5 %sext_ln236

]]></Node>
<StgValue><ssdm name="m48"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="21" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:215 %zext_ln232 = zext i13 %m42

]]></Node>
<StgValue><ssdm name="zext_ln232"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="18" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:228 %sext_ln235 = sext i13 %m44

]]></Node>
<StgValue><ssdm name="sext_ln235"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="21" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:229 %zext_ln235 = zext i13 %m44

]]></Node>
<StgValue><ssdm name="zext_ln235"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:230 %mul_ln235 = mul i21 %zext_ln235, i21 %zext_ln232

]]></Node>
<StgValue><ssdm name="mul_ln235"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="10" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:231 %m47 = trunc i21 %mul_ln235

]]></Node>
<StgValue><ssdm name="m47"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:232 %specfucore_ln38 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln235, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln38"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="14" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:238 %sext_ln237_1 = sext i5 %m48

]]></Node>
<StgValue><ssdm name="sext_ln237_1"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="18" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:239 %sext_ln237_2 = sext i5 %m48

]]></Node>
<StgValue><ssdm name="sext_ln237_2"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:240 %mul_ln237 = mul i18 %sext_ln235, i18 %sext_ln237_2

]]></Node>
<StgValue><ssdm name="mul_ln237"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:241 %specfucore_ln40 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln237, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln40"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="13" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:242 %m49 = trunc i18 %mul_ln237

]]></Node>
<StgValue><ssdm name="m49"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.99:245 %m50 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln238, i1 0

]]></Node>
<StgValue><ssdm name="m50"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="14" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:250 %zext_ln240 = zext i9 %m50

]]></Node>
<StgValue><ssdm name="zext_ln240"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:251 %mul_ln240 = mul i14 %zext_ln240, i14 %sext_ln237_1

]]></Node>
<StgValue><ssdm name="mul_ln240"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:252 %m52 = trunc i14 %mul_ln240

]]></Node>
<StgValue><ssdm name="m52"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:253 %specfucore_ln43 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln240, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln43"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="6" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:262 %trunc_ln242 = trunc i14 %mul_ln240

]]></Node>
<StgValue><ssdm name="trunc_ln242"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:237 %sext_ln237 = sext i5 %m48

]]></Node>
<StgValue><ssdm name="sext_ln237"/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:246 %sext_ln239 = sext i13 %m49

]]></Node>
<StgValue><ssdm name="sext_ln239"/></StgValue>
</operation>

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:247 %sext_ln239_1 = sext i6 %m43

]]></Node>
<StgValue><ssdm name="sext_ln239_1"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:248 %mul_ln239 = mul i16 %sext_ln239, i16 %sext_ln239_1

]]></Node>
<StgValue><ssdm name="mul_ln239"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="13" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:256 %sext_ln241 = sext i3 %m45

]]></Node>
<StgValue><ssdm name="sext_ln241"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="13" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:257 %zext_ln241 = zext i10 %m47

]]></Node>
<StgValue><ssdm name="zext_ln241"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:258 %mul_ln241 = mul i13 %zext_ln241, i13 %sext_ln241

]]></Node>
<StgValue><ssdm name="mul_ln241"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="10" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:259 %m53 = trunc i13 %mul_ln241

]]></Node>
<StgValue><ssdm name="m53"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:260 %specfucore_ln44 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln241, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln44"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:263 %sext_ln242 = sext i5 %m48

]]></Node>
<StgValue><ssdm name="sext_ln242"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:264 %m54 = mul i6 %trunc_ln242, i6 %sext_ln242

]]></Node>
<StgValue><ssdm name="m54"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:266 %mul_ln243 = mul i13 %zext_ln241, i13 %sext_ln237

]]></Node>
<StgValue><ssdm name="mul_ln243"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:267 %trunc_ln252 = trunc i13 %mul_ln243

]]></Node>
<StgValue><ssdm name="trunc_ln252"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:268 %specfucore_ln46 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln243, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln46"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="13" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:271 %zext_ln244 = zext i7 %m52

]]></Node>
<StgValue><ssdm name="zext_ln244"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:272 %mul_ln244 = mul i13 %zext_ln241, i13 %zext_ln244

]]></Node>
<StgValue><ssdm name="mul_ln244"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:273 %m56 = trunc i13 %mul_ln244

]]></Node>
<StgValue><ssdm name="m56"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:274 %specfucore_ln47 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln244, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln47"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:276 %sext_ln245 = sext i9 %m50

]]></Node>
<StgValue><ssdm name="sext_ln245"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:277 %sext_ln245_1 = sext i7 %m52

]]></Node>
<StgValue><ssdm name="sext_ln245_1"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:278 %m57 = mul i15 %sext_ln245, i15 %sext_ln245_1

]]></Node>
<StgValue><ssdm name="m57"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="5" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:290 %trunc_ln248 = trunc i6 %m54

]]></Node>
<StgValue><ssdm name="trunc_ln248"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="5" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:291 %trunc_ln248_1 = trunc i13 %mul_ln244

]]></Node>
<StgValue><ssdm name="trunc_ln248_1"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="6" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:305 %trunc_ln252_1 = trunc i15 %m57

]]></Node>
<StgValue><ssdm name="trunc_ln252_1"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:800 %write_ln363 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_3, i16 %mul_ln239

]]></Node>
<StgValue><ssdm name="write_ln363"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="243" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="21" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:280 %zext_ln246 = zext i10 %m53

]]></Node>
<StgValue><ssdm name="zext_ln246"/></StgValue>
</operation>

<operation id="244" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="21" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:281 %zext_ln246_1 = zext i15 %m57

]]></Node>
<StgValue><ssdm name="zext_ln246_1"/></StgValue>
</operation>

<operation id="245" st_id="15" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:282 %mul_ln246 = mul i21 %zext_ln246_1, i21 %zext_ln246

]]></Node>
<StgValue><ssdm name="mul_ln246"/></StgValue>
</operation>

<operation id="246" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:283 %m58 = trunc i21 %mul_ln246

]]></Node>
<StgValue><ssdm name="m58"/></StgValue>
</operation>

<operation id="247" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:284 %specfucore_ln49 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln246, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln49"/></StgValue>
</operation>

<operation id="248" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="15" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:286 %sext_ln247 = sext i6 %m54

]]></Node>
<StgValue><ssdm name="sext_ln247"/></StgValue>
</operation>

<operation id="249" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:287 %m59 = mul i15 %sext_ln245, i15 %sext_ln247

]]></Node>
<StgValue><ssdm name="m59"/></StgValue>
</operation>

<operation id="250" st_id="15" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:292 %m60 = mul i5 %trunc_ln248_1, i5 %trunc_ln248

]]></Node>
<StgValue><ssdm name="m60"/></StgValue>
</operation>

<operation id="251" st_id="15" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:293 %add_ln252 = add i6 %m54, i6 %trunc_ln252

]]></Node>
<StgValue><ssdm name="add_ln252"/></StgValue>
</operation>

<operation id="252" st_id="15" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:306 %m64 = mul i6 %trunc_ln252_1, i6 %add_ln252

]]></Node>
<StgValue><ssdm name="m64"/></StgValue>
</operation>

<operation id="253" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:316 %trunc_ln255 = trunc i21 %mul_ln246

]]></Node>
<StgValue><ssdm name="trunc_ln255"/></StgValue>
</operation>

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="16" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:801 %sext_ln364 = sext i15 %m59

]]></Node>
<StgValue><ssdm name="sext_ln364"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:802 %write_ln364 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_4, i16 %sext_ln364

]]></Node>
<StgValue><ssdm name="write_ln364"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="256" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:288 %sext_ln248 = sext i6 %m54

]]></Node>
<StgValue><ssdm name="sext_ln248"/></StgValue>
</operation>

<operation id="257" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:295 %sext_ln250 = sext i10 %m58

]]></Node>
<StgValue><ssdm name="sext_ln250"/></StgValue>
</operation>

<operation id="258" st_id="16" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:296 %mul_ln250 = mul i16 %sext_ln250, i16 %sext_ln248

]]></Node>
<StgValue><ssdm name="mul_ln250"/></StgValue>
</operation>

<operation id="259" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:297 %specfucore_ln53 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln250, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln53"/></StgValue>
</operation>

<operation id="260" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="14" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:298 %m62 = trunc i16 %mul_ln250

]]></Node>
<StgValue><ssdm name="m62"/></StgValue>
</operation>

<operation id="261" st_id="16" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:306 %m64 = mul i6 %trunc_ln252_1, i6 %add_ln252

]]></Node>
<StgValue><ssdm name="m64"/></StgValue>
</operation>

<operation id="262" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="8" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:317 %sext_ln255 = sext i5 %m60

]]></Node>
<StgValue><ssdm name="sext_ln255"/></StgValue>
</operation>

<operation id="263" st_id="16" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:318 %mul_ln255 = mul i8 %trunc_ln255, i8 %sext_ln255

]]></Node>
<StgValue><ssdm name="mul_ln255"/></StgValue>
</operation>

<operation id="264" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="16" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:803 %sext_ln365 = sext i14 %m62

]]></Node>
<StgValue><ssdm name="sext_ln365"/></StgValue>
</operation>

<operation id="265" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:804 %write_ln365 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_5, i16 %sext_ln365

]]></Node>
<StgValue><ssdm name="write_ln365"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="266" st_id="17" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:306 %m64 = mul i6 %trunc_ln252_1, i6 %add_ln252

]]></Node>
<StgValue><ssdm name="m64"/></StgValue>
</operation>

<operation id="267" st_id="17" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:318 %mul_ln255 = mul i8 %trunc_ln255, i8 %sext_ln255

]]></Node>
<StgValue><ssdm name="mul_ln255"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:289 %zext_ln248 = zext i6 %m56

]]></Node>
<StgValue><ssdm name="zext_ln248"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:301 %sext_ln251 = sext i5 %m60

]]></Node>
<StgValue><ssdm name="sext_ln251"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:302 %mul_ln251 = mul i10 %sext_ln251, i10 %sext_ln251

]]></Node>
<StgValue><ssdm name="mul_ln251"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:303 %specfucore_ln54 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln251, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln54"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:306 %m64 = mul i6 %trunc_ln252_1, i6 %add_ln252

]]></Node>
<StgValue><ssdm name="m64"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="12" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:308 %sext_ln253 = sext i6 %m64

]]></Node>
<StgValue><ssdm name="sext_ln253"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:309 %mul_ln253 = mul i12 %zext_ln248, i12 %sext_ln253

]]></Node>
<StgValue><ssdm name="mul_ln253"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:310 %m65 = trunc i12 %mul_ln253

]]></Node>
<StgValue><ssdm name="m65"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:311 %specfucore_ln56 = specfucore void @_ssdm_op_SpecFUCore, i12 %mul_ln253, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln56"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:313 %trunc_ln254 = trunc i10 %mul_ln251

]]></Node>
<StgValue><ssdm name="trunc_ln254"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:314 %trunc_ln254_1 = trunc i12 %mul_ln253

]]></Node>
<StgValue><ssdm name="trunc_ln254_1"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:318 %mul_ln255 = mul i8 %trunc_ln255, i8 %sext_ln255

]]></Node>
<StgValue><ssdm name="mul_ln255"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="8" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:327 %sext_ln257 = sext i6 %m64

]]></Node>
<StgValue><ssdm name="sext_ln257"/></StgValue>
</operation>

<operation id="281" st_id="18" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:328 %m69 = add i8 %mul_ln255, i8 %sext_ln257

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="282" st_id="19" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:315 %m66 = mul i5 %trunc_ln254, i5 %trunc_ln254_1

]]></Node>
<StgValue><ssdm name="m66"/></StgValue>
</operation>

<operation id="283" st_id="19" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:328 %m69 = add i8 %mul_ln255, i8 %sext_ln257

]]></Node>
<StgValue><ssdm name="m69"/></StgValue>
</operation>

<operation id="284" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:329 %trunc_ln95 = trunc i8 %m69

]]></Node>
<StgValue><ssdm name="trunc_ln95"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="9" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:320 %zext_ln256 = zext i6 %m65

]]></Node>
<StgValue><ssdm name="zext_ln256"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:321 %zext_ln256_1 = zext i5 %m66

]]></Node>
<StgValue><ssdm name="zext_ln256_1"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:322 %zext_ln256_2 = zext i5 %m66

]]></Node>
<StgValue><ssdm name="zext_ln256_2"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:323 %mul_ln256 = mul i9 %zext_ln256_2, i9 %zext_ln256

]]></Node>
<StgValue><ssdm name="mul_ln256"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:324 %m68 = trunc i9 %mul_ln256

]]></Node>
<StgValue><ssdm name="m68"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:325 %specfucore_ln59 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln256, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln59"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="14" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:332 %sext_ln258_1 = sext i8 %m69

]]></Node>
<StgValue><ssdm name="sext_ln258_1"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:333 %zext_ln258 = zext i6 %m64

]]></Node>
<StgValue><ssdm name="zext_ln258"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="14" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:334 %sext_ln258_2 = sext i6 %m64

]]></Node>
<StgValue><ssdm name="sext_ln258_2"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:335 %mul_ln258 = mul i14 %sext_ln258_1, i14 %sext_ln258_2

]]></Node>
<StgValue><ssdm name="mul_ln258"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="14" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:336 %specfucore_ln61 = specfucore void @_ssdm_op_SpecFUCore, i14 %mul_ln258, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln61"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="9" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:337 %m70 = trunc i14 %mul_ln258

]]></Node>
<StgValue><ssdm name="m70"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:340 %mul_ln259 = mul i11 %zext_ln256_1, i11 %zext_ln258

]]></Node>
<StgValue><ssdm name="mul_ln259"/></StgValue>
</operation>

<operation id="298" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="5" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:341 %m71 = trunc i11 %mul_ln259

]]></Node>
<StgValue><ssdm name="m71"/></StgValue>
</operation>

<operation id="299" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:342 %specfucore_ln62 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln259, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln62"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="300" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:331 %sext_ln258 = sext i8 %m69

]]></Node>
<StgValue><ssdm name="sext_ln258"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:345 %zext_ln260 = zext i5 %m71

]]></Node>
<StgValue><ssdm name="zext_ln260"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:346 %sext_ln260 = sext i4 %m68

]]></Node>
<StgValue><ssdm name="sext_ln260"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:347 %mul_ln260 = mul i9 %zext_ln260, i9 %sext_ln260

]]></Node>
<StgValue><ssdm name="mul_ln260"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="5" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:348 %m72 = trunc i9 %mul_ln260

]]></Node>
<StgValue><ssdm name="m72"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:349 %specfucore_ln63 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln260, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln63"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.99:351 %shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i6.i1, i6 %m65, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="17" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:353 %sext_ln262 = sext i9 %m70

]]></Node>
<StgValue><ssdm name="sext_ln262"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="15" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:354 %zext_ln262 = zext i9 %m70

]]></Node>
<StgValue><ssdm name="zext_ln262"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="15" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:355 %sext_ln262_1 = sext i7 %shl_ln

]]></Node>
<StgValue><ssdm name="sext_ln262_1"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:356 %mul_ln262 = mul i15 %zext_ln262, i15 %sext_ln262_1

]]></Node>
<StgValue><ssdm name="mul_ln262"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:357 %trunc_ln269 = trunc i15 %mul_ln262

]]></Node>
<StgValue><ssdm name="trunc_ln269"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:358 %specfucore_ln65 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln262, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln65"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:361 %mul_ln263 = mul i17 %sext_ln262, i17 %sext_ln258

]]></Node>
<StgValue><ssdm name="mul_ln263"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:362 %specfucore_ln66 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln263, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln66"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="9" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:363 %m75 = trunc i17 %mul_ln263

]]></Node>
<StgValue><ssdm name="m75"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:365 %m76 = add i7 %trunc_ln95, i7 %shl_ln

]]></Node>
<StgValue><ssdm name="m76"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="5" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:366 %m78 = trunc i15 %mul_ln262

]]></Node>
<StgValue><ssdm name="m78"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:369 %specfucore_ln69 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln262, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln69"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:371 %trunc_ln268 = trunc i15 %mul_ln262

]]></Node>
<StgValue><ssdm name="trunc_ln268"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="5" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:373 %trunc_ln268_1 = trunc i7 %m76

]]></Node>
<StgValue><ssdm name="trunc_ln268_1"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="7" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:377 %trunc_ln270 = trunc i17 %mul_ln263

]]></Node>
<StgValue><ssdm name="trunc_ln270"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:416 %trunc_ln278 = trunc i7 %m76

]]></Node>
<StgValue><ssdm name="trunc_ln278"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="323" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:367 %m77 = add i5 %m78, i5 %m72

]]></Node>
<StgValue><ssdm name="m77"/></StgValue>
</operation>

<operation id="324" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.99:372 %shl_ln1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln268, i1 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="325" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:374 %m80 = add i5 %shl_ln1, i5 %trunc_ln268_1

]]></Node>
<StgValue><ssdm name="m80"/></StgValue>
</operation>

<operation id="326" st_id="22" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:376 %m81 = mul i7 %trunc_ln269, i7 %m76

]]></Node>
<StgValue><ssdm name="m81"/></StgValue>
</operation>

<operation id="327" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:378 %m82 = add i7 %m81, i7 %trunc_ln270

]]></Node>
<StgValue><ssdm name="m82"/></StgValue>
</operation>

<operation id="328" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:387 %zext_ln272 = zext i5 %m77

]]></Node>
<StgValue><ssdm name="zext_ln272"/></StgValue>
</operation>

<operation id="329" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:388 %zext_ln272_1 = zext i5 %m77

]]></Node>
<StgValue><ssdm name="zext_ln272_1"/></StgValue>
</operation>

<operation id="330" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:389 %mul_ln272 = mul i9 %zext_ln272_1, i9 %zext_ln272_1

]]></Node>
<StgValue><ssdm name="mul_ln272"/></StgValue>
</operation>

<operation id="331" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:390 %trunc_ln276 = trunc i9 %mul_ln272

]]></Node>
<StgValue><ssdm name="trunc_ln276"/></StgValue>
</operation>

<operation id="332" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:391 %specfucore_ln75 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln272, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln75"/></StgValue>
</operation>

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:394 %sext_ln274 = sext i5 %m80

]]></Node>
<StgValue><ssdm name="sext_ln274"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:395 %mul_ln274 = mul i10 %zext_ln272, i10 %sext_ln274

]]></Node>
<StgValue><ssdm name="mul_ln274"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:396 %m86 = trunc i10 %mul_ln274

]]></Node>
<StgValue><ssdm name="m86"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:397 %specfucore_ln77 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln274, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln77"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:405 %trunc_ln276_1 = trunc i7 %m81

]]></Node>
<StgValue><ssdm name="trunc_ln276_1"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:435 %trunc_ln281_1 = trunc i10 %mul_ln274

]]></Node>
<StgValue><ssdm name="trunc_ln281_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="339" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:375 %zext_ln269 = zext i5 %m78

]]></Node>
<StgValue><ssdm name="zext_ln269"/></StgValue>
</operation>

<operation id="340" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:380 %sext_ln271 = sext i9 %m75

]]></Node>
<StgValue><ssdm name="sext_ln271"/></StgValue>
</operation>

<operation id="341" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:381 %sext_ln271_1 = sext i7 %m82

]]></Node>
<StgValue><ssdm name="sext_ln271_1"/></StgValue>
</operation>

<operation id="342" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:382 %mul_ln271 = mul i16 %sext_ln271, i16 %sext_ln271_1

]]></Node>
<StgValue><ssdm name="mul_ln271"/></StgValue>
</operation>

<operation id="343" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:383 %specfucore_ln74 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln271, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln74"/></StgValue>
</operation>

<operation id="344" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="13" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:384 %m83 = trunc i16 %mul_ln271

]]></Node>
<StgValue><ssdm name="m83"/></StgValue>
</operation>

<operation id="345" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:400 %zext_ln275 = zext i5 %m86

]]></Node>
<StgValue><ssdm name="zext_ln275"/></StgValue>
</operation>

<operation id="346" st_id="23" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:401 %mul_ln275 = mul i10 %zext_ln269, i10 %zext_ln275

]]></Node>
<StgValue><ssdm name="mul_ln275"/></StgValue>
</operation>

<operation id="347" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:402 %m87 = trunc i10 %mul_ln275

]]></Node>
<StgValue><ssdm name="m87"/></StgValue>
</operation>

<operation id="348" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:403 %specfucore_ln78 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln275, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln78"/></StgValue>
</operation>

<operation id="349" st_id="23" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:406 %m88 = add i4 %trunc_ln276, i4 %trunc_ln276_1

]]></Node>
<StgValue><ssdm name="m88"/></StgValue>
</operation>

<operation id="350" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:417 %mul_ln278 = mul i4 %trunc_ln278, i4 %m88

]]></Node>
<StgValue><ssdm name="mul_ln278"/></StgValue>
</operation>

<operation id="351" st_id="23" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:418 %mul_ln283_1 = mul i4 %mul_ln278, i4 %trunc_ln268

]]></Node>
<StgValue><ssdm name="mul_ln283_1"/></StgValue>
</operation>

<operation id="352" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="2" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:433 %trunc_ln281 = trunc i4 %mul_ln283_1

]]></Node>
<StgValue><ssdm name="trunc_ln281"/></StgValue>
</operation>

<operation id="353" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:805 %sext_ln366 = sext i13 %m83

]]></Node>
<StgValue><ssdm name="sext_ln366"/></StgValue>
</operation>

<operation id="354" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:806 %write_ln366 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_6, i16 %sext_ln366

]]></Node>
<StgValue><ssdm name="write_ln366"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="355" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="11" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:408 %sext_ln277 = sext i7 %m82

]]></Node>
<StgValue><ssdm name="sext_ln277"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="11" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:411 %sext_ln277_3 = sext i4 %m88

]]></Node>
<StgValue><ssdm name="sext_ln277_3"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:412 %mul_ln277 = mul i11 %sext_ln277, i11 %sext_ln277_3

]]></Node>
<StgValue><ssdm name="mul_ln277"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="11" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:413 %specfucore_ln80 = specfucore void @_ssdm_op_SpecFUCore, i11 %mul_ln277, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln80"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="8" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:414 %m89 = trunc i11 %mul_ln277

]]></Node>
<StgValue><ssdm name="m89"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.99:434 %trunc_ln = bitconcatenate i3 @_ssdm_op_BitConcatenate.i3.i2.i1, i2 %trunc_ln281, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="361" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:436 %m93 = add i3 %trunc_ln, i3 %trunc_ln281_1

]]></Node>
<StgValue><ssdm name="m93"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="12" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:410 %sext_ln277_2 = sext i4 %m88

]]></Node>
<StgValue><ssdm name="sext_ln277_2"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:422 %sext_ln279_1 = sext i8 %m89

]]></Node>
<StgValue><ssdm name="sext_ln279_1"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:423 %m91 = mul i12 %sext_ln279_1, i12 %sext_ln277_2

]]></Node>
<StgValue><ssdm name="m91"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:424 %specfucore_ln82 = specfucore void @_ssdm_op_SpecFUCore, i12 %m91, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln82"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="366" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:438 %sext_ln282 = sext i4 %m88

]]></Node>
<StgValue><ssdm name="sext_ln282"/></StgValue>
</operation>

<operation id="367" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:439 %zext_ln282 = zext i12 %m91

]]></Node>
<StgValue><ssdm name="zext_ln282"/></StgValue>
</operation>

<operation id="368" st_id="26" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:440 %mul_ln282 = mul i16 %zext_ln282, i16 %sext_ln282

]]></Node>
<StgValue><ssdm name="mul_ln282"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="11" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:441 %m94 = trunc i16 %mul_ln282

]]></Node>
<StgValue><ssdm name="m94"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:442 %specfucore_ln85 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln282, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln85"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="371" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:409 %sext_ln277_1 = sext i4 %m88

]]></Node>
<StgValue><ssdm name="sext_ln277_1"/></StgValue>
</operation>

<operation id="372" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="19" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:421 %sext_ln279 = sext i8 %m89

]]></Node>
<StgValue><ssdm name="sext_ln279"/></StgValue>
</operation>

<operation id="373" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:428 %zext_ln280_1 = zext i5 %m87

]]></Node>
<StgValue><ssdm name="zext_ln280_1"/></StgValue>
</operation>

<operation id="374" st_id="27" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:429 %mul_ln280 = mul i9 %zext_ln280_1, i9 %sext_ln277_1

]]></Node>
<StgValue><ssdm name="mul_ln280"/></StgValue>
</operation>

<operation id="375" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:430 %trunc_ln283 = trunc i9 %mul_ln280

]]></Node>
<StgValue><ssdm name="trunc_ln283"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:431 %specfucore_ln83 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln280, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln83"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:444 %mul_ln283 = mul i4 %mul_ln283_1, i4 %trunc_ln283

]]></Node>
<StgValue><ssdm name="mul_ln283"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="19" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:454 %zext_ln285 = zext i11 %m94

]]></Node>
<StgValue><ssdm name="zext_ln285"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.99:455 %mul_ln285 = mul i19 %zext_ln285, i19 %sext_ln279

]]></Node>
<StgValue><ssdm name="mul_ln285"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="11" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.99:456 %m97 = trunc i19 %mul_ln285

]]></Node>
<StgValue><ssdm name="m97"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:457 %specfucore_ln88 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln285, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln88"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="382" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.99:419 %m90 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %mul_ln283_1, i1 0

]]></Node>
<StgValue><ssdm name="m90"/></StgValue>
</operation>

<operation id="383" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:427 %zext_ln280 = zext i5 %m87

]]></Node>
<StgValue><ssdm name="zext_ln280"/></StgValue>
</operation>

<operation id="384" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.99:445 %m95 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %mul_ln283, i1 0

]]></Node>
<StgValue><ssdm name="m95"/></StgValue>
</operation>

<operation id="385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="17" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:447 %sext_ln284 = sext i5 %m90

]]></Node>
<StgValue><ssdm name="sext_ln284"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:448 %sext_ln284_1 = sext i5 %m90

]]></Node>
<StgValue><ssdm name="sext_ln284_1"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:449 %mul_ln284 = mul i10 %zext_ln280, i10 %sext_ln284_1

]]></Node>
<StgValue><ssdm name="mul_ln284"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:450 %m96 = trunc i10 %mul_ln284

]]></Node>
<StgValue><ssdm name="m96"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:451 %specfucore_ln87 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln284, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln87"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="17" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:460 %sext_ln286 = sext i12 %m91

]]></Node>
<StgValue><ssdm name="sext_ln286"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:461 %mul_ln286 = mul i17 %sext_ln286, i17 %sext_ln284

]]></Node>
<StgValue><ssdm name="mul_ln286"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:462 %specfucore_ln89 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln286, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln89"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="13" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:463 %m98 = trunc i17 %mul_ln286

]]></Node>
<StgValue><ssdm name="m98"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="14" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:465 %sext_ln287 = sext i5 %m95

]]></Node>
<StgValue><ssdm name="sext_ln287"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="14" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:466 %sext_ln287_1 = sext i12 %m91

]]></Node>
<StgValue><ssdm name="sext_ln287_1"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:467 %m99 = mul i14 %sext_ln287_1, i14 %sext_ln287

]]></Node>
<StgValue><ssdm name="m99"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="3" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:469 %trunc_ln288 = trunc i17 %mul_ln286

]]></Node>
<StgValue><ssdm name="trunc_ln288"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="22" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:477 %sext_ln289 = sext i11 %m97

]]></Node>
<StgValue><ssdm name="sext_ln289"/></StgValue>
</operation>

<operation id="399" st_id="28" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.99:478 %mul_ln289 = mul i22 %sext_ln289, i22 %sext_ln289

]]></Node>
<StgValue><ssdm name="mul_ln289"/></StgValue>
</operation>

<operation id="400" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:479 %specfucore_ln92 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln289, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln92"/></StgValue>
</operation>

<operation id="401" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="12" op_0_bw="22">
<![CDATA[
fpga_resource_hint.entry.99:480 %m101 = trunc i22 %mul_ln289

]]></Node>
<StgValue><ssdm name="m101"/></StgValue>
</operation>

<operation id="402" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="7" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:482 %trunc_ln290 = trunc i14 %m99

]]></Node>
<StgValue><ssdm name="trunc_ln290"/></StgValue>
</operation>

<operation id="403" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="5" op_0_bw="22">
<![CDATA[
fpga_resource_hint.entry.99:486 %trunc_ln291 = trunc i22 %mul_ln289

]]></Node>
<StgValue><ssdm name="trunc_ln291"/></StgValue>
</operation>

<operation id="404" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="5" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:493 %trunc_ln292 = trunc i14 %m99

]]></Node>
<StgValue><ssdm name="trunc_ln292"/></StgValue>
</operation>

<operation id="405" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="13" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:495 %trunc_ln293 = trunc i14 %m99

]]></Node>
<StgValue><ssdm name="trunc_ln293"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="406" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:470 %zext_ln288 = zext i3 %trunc_ln288

]]></Node>
<StgValue><ssdm name="zext_ln288"/></StgValue>
</operation>

<operation id="407" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:471 %zext_ln288_1 = zext i3 %m93

]]></Node>
<StgValue><ssdm name="zext_ln288_1"/></StgValue>
</operation>

<operation id="408" st_id="29" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:472 %mul_ln288 = mul i6 %zext_ln288, i6 %zext_ln288_1

]]></Node>
<StgValue><ssdm name="mul_ln288"/></StgValue>
</operation>

<operation id="409" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="3" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:473 %trunc_ln297 = trunc i6 %mul_ln288

]]></Node>
<StgValue><ssdm name="trunc_ln297"/></StgValue>
</operation>

<operation id="410" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:474 %specfucore_ln91 = specfucore void @_ssdm_op_SpecFUCore, i6 %mul_ln288, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln91"/></StgValue>
</operation>

<operation id="411" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:483 %m102 = mul i7 %trunc_ln290, i7 %trunc_ln290

]]></Node>
<StgValue><ssdm name="m102"/></StgValue>
</operation>

<operation id="412" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:485 %zext_ln291 = zext i12 %m101

]]></Node>
<StgValue><ssdm name="zext_ln291"/></StgValue>
</operation>

<operation id="413" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:487 %zext_ln291_1 = zext i5 %trunc_ln291

]]></Node>
<StgValue><ssdm name="zext_ln291_1"/></StgValue>
</operation>

<operation id="414" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="10" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:488 %zext_ln291_2 = zext i5 %m96

]]></Node>
<StgValue><ssdm name="zext_ln291_2"/></StgValue>
</operation>

<operation id="415" st_id="29" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:489 %mul_ln291 = mul i10 %zext_ln291_1, i10 %zext_ln291_2

]]></Node>
<StgValue><ssdm name="mul_ln291"/></StgValue>
</operation>

<operation id="416" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="5" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:490 %m103 = trunc i10 %mul_ln291

]]></Node>
<StgValue><ssdm name="m103"/></StgValue>
</operation>

<operation id="417" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:491 %specfucore_ln94 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln291, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln94"/></StgValue>
</operation>

<operation id="418" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:494 %m104 = mul i5 %trunc_ln292, i5 %m96

]]></Node>
<StgValue><ssdm name="m104"/></StgValue>
</operation>

<operation id="419" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:496 %m105 = mul i13 %m98, i13 %trunc_ln293

]]></Node>
<StgValue><ssdm name="m105"/></StgValue>
</operation>

<operation id="420" st_id="29" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.99:506 %mul_ln295 = mul i24 %zext_ln291, i24 %zext_ln291

]]></Node>
<StgValue><ssdm name="mul_ln295"/></StgValue>
</operation>

<operation id="421" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="12" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.99:507 %trunc_ln301 = trunc i24 %mul_ln295

]]></Node>
<StgValue><ssdm name="trunc_ln301"/></StgValue>
</operation>

<operation id="422" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:508 %specfucore_ln98 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln295, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln98"/></StgValue>
</operation>

<operation id="423" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="9" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.99:509 %m107 = trunc i24 %mul_ln295

]]></Node>
<StgValue><ssdm name="m107"/></StgValue>
</operation>

<operation id="424" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="3" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:518 %trunc_ln297_1 = trunc i10 %mul_ln291

]]></Node>
<StgValue><ssdm name="trunc_ln297_1"/></StgValue>
</operation>

<operation id="425" st_id="29" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:519 %m109 = mul i3 %trunc_ln297_1, i3 %trunc_ln297

]]></Node>
<StgValue><ssdm name="m109"/></StgValue>
</operation>

<operation id="426" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="12" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:531 %trunc_ln301_1 = trunc i13 %m105

]]></Node>
<StgValue><ssdm name="trunc_ln301_1"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="427" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="15" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:498 %sext_ln294 = sext i5 %m103

]]></Node>
<StgValue><ssdm name="sext_ln294"/></StgValue>
</operation>

<operation id="428" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="20" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:499 %zext_ln294 = zext i13 %m105

]]></Node>
<StgValue><ssdm name="zext_ln294"/></StgValue>
</operation>

<operation id="429" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="15" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:500 %zext_ln294_1 = zext i13 %m105

]]></Node>
<StgValue><ssdm name="zext_ln294_1"/></StgValue>
</operation>

<operation id="430" st_id="30" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:501 %mul_ln294 = mul i15 %zext_ln294_1, i15 %sext_ln294

]]></Node>
<StgValue><ssdm name="mul_ln294"/></StgValue>
</operation>

<operation id="431" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:502 %m106 = trunc i15 %mul_ln294

]]></Node>
<StgValue><ssdm name="m106"/></StgValue>
</operation>

<operation id="432" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:503 %specfucore_ln97 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln294, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln97"/></StgValue>
</operation>

<operation id="433" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:512 %zext_ln296 = zext i9 %m107

]]></Node>
<StgValue><ssdm name="zext_ln296"/></StgValue>
</operation>

<operation id="434" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="13" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:513 %sext_ln296 = sext i5 %m104

]]></Node>
<StgValue><ssdm name="sext_ln296"/></StgValue>
</operation>

<operation id="435" st_id="30" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:514 %mul_ln296 = mul i13 %zext_ln296, i13 %sext_ln296

]]></Node>
<StgValue><ssdm name="mul_ln296"/></StgValue>
</operation>

<operation id="436" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:515 %trunc_ln300 = trunc i13 %mul_ln296

]]></Node>
<StgValue><ssdm name="trunc_ln300"/></StgValue>
</operation>

<operation id="437" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="13" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:516 %specfucore_ln99 = specfucore void @_ssdm_op_SpecFUCore, i13 %mul_ln296, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln99"/></StgValue>
</operation>

<operation id="438" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="20" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:521 %sext_ln298 = sext i7 %m102

]]></Node>
<StgValue><ssdm name="sext_ln298"/></StgValue>
</operation>

<operation id="439" st_id="30" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.99:522 %mul_ln298 = mul i20 %zext_ln294, i20 %sext_ln298

]]></Node>
<StgValue><ssdm name="mul_ln298"/></StgValue>
</operation>

<operation id="440" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="13" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.99:523 %trunc_ln307 = trunc i20 %mul_ln298

]]></Node>
<StgValue><ssdm name="trunc_ln307"/></StgValue>
</operation>

<operation id="441" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:524 %specfucore_ln101 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln298, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln101"/></StgValue>
</operation>

<operation id="442" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="7" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.99:525 %m110 = trunc i20 %mul_ln298

]]></Node>
<StgValue><ssdm name="m110"/></StgValue>
</operation>

<operation id="443" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="9" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:527 %sext_ln299 = sext i5 %m103

]]></Node>
<StgValue><ssdm name="sext_ln299"/></StgValue>
</operation>

<operation id="444" st_id="30" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:528 %m111 = add i9 %m107, i9 %sext_ln299

]]></Node>
<StgValue><ssdm name="m111"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="445" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="6" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:529 %sext_ln300 = sext i3 %m109

]]></Node>
<StgValue><ssdm name="sext_ln300"/></StgValue>
</operation>

<operation id="446" st_id="31" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:530 %m112 = add i6 %trunc_ln300, i6 %sext_ln300

]]></Node>
<StgValue><ssdm name="m112"/></StgValue>
</operation>

<operation id="447" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:532 %m113 = mul i12 %trunc_ln301, i12 %trunc_ln301_1

]]></Node>
<StgValue><ssdm name="m113"/></StgValue>
</operation>

<operation id="448" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="12" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:533 %sext_ln302 = sext i7 %m106

]]></Node>
<StgValue><ssdm name="sext_ln302"/></StgValue>
</operation>

<operation id="449" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:534 %m114 = mul i12 %trunc_ln301_1, i12 %sext_ln302

]]></Node>
<StgValue><ssdm name="m114"/></StgValue>
</operation>

<operation id="450" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="10" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:544 %zext_ln304 = zext i7 %m110

]]></Node>
<StgValue><ssdm name="zext_ln304"/></StgValue>
</operation>

<operation id="451" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="10" op_0_bw="3">
<![CDATA[
fpga_resource_hint.entry.99:545 %sext_ln304 = sext i3 %m109

]]></Node>
<StgValue><ssdm name="sext_ln304"/></StgValue>
</operation>

<operation id="452" st_id="31" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:546 %mul_ln304 = mul i10 %zext_ln304, i10 %sext_ln304

]]></Node>
<StgValue><ssdm name="mul_ln304"/></StgValue>
</operation>

<operation id="453" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="7" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:547 %m116 = trunc i10 %mul_ln304

]]></Node>
<StgValue><ssdm name="m116"/></StgValue>
</operation>

<operation id="454" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="10" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:548 %specfucore_ln107 = specfucore void @_ssdm_op_SpecFUCore, i10 %mul_ln304, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln107"/></StgValue>
</operation>

<operation id="455" st_id="31" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:562 %m119 = mul i13 %trunc_ln307, i13 %trunc_ln307

]]></Node>
<StgValue><ssdm name="m119"/></StgValue>
</operation>

<operation id="456" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="16" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:807 %sext_ln367 = sext i6 %m112

]]></Node>
<StgValue><ssdm name="sext_ln367"/></StgValue>
</operation>

<operation id="457" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:808 %write_ln367 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_7, i16 %sext_ln367

]]></Node>
<StgValue><ssdm name="write_ln367"/></StgValue>
</operation>

<operation id="458" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:809 %sext_ln368 = sext i13 %m119

]]></Node>
<StgValue><ssdm name="sext_ln368"/></StgValue>
</operation>

<operation id="459" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:810 %write_ln368 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_8, i16 %sext_ln368

]]></Node>
<StgValue><ssdm name="write_ln368"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="460" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:536 %zext_ln303 = zext i12 %m113

]]></Node>
<StgValue><ssdm name="zext_ln303"/></StgValue>
</operation>

<operation id="461" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="19" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:537 %zext_ln303_1 = zext i12 %m113

]]></Node>
<StgValue><ssdm name="zext_ln303_1"/></StgValue>
</operation>

<operation id="462" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="23" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:538 %zext_ln303_2 = zext i12 %m113

]]></Node>
<StgValue><ssdm name="zext_ln303_2"/></StgValue>
</operation>

<operation id="463" st_id="32" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.99:539 %mul_ln303 = mul i23 %zext_ln303_2, i23 %zext_ln303_2

]]></Node>
<StgValue><ssdm name="mul_ln303"/></StgValue>
</operation>

<operation id="464" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="11" op_0_bw="23">
<![CDATA[
fpga_resource_hint.entry.99:540 %m115 = trunc i23 %mul_ln303

]]></Node>
<StgValue><ssdm name="m115"/></StgValue>
</operation>

<operation id="465" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:541 %specfucore_ln106 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln303, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln106"/></StgValue>
</operation>

<operation id="466" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:551 %zext_ln305 = zext i9 %m111

]]></Node>
<StgValue><ssdm name="zext_ln305"/></StgValue>
</operation>

<operation id="467" st_id="32" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.99:552 %mul_ln305 = mul i19 %zext_ln305, i19 %zext_ln303_1

]]></Node>
<StgValue><ssdm name="mul_ln305"/></StgValue>
</operation>

<operation id="468" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.99:553 %m117 = trunc i19 %mul_ln305

]]></Node>
<StgValue><ssdm name="m117"/></StgValue>
</operation>

<operation id="469" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:554 %specfucore_ln108 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln305, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln108"/></StgValue>
</operation>

<operation id="470" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:557 %sext_ln306 = sext i12 %m114

]]></Node>
<StgValue><ssdm name="sext_ln306"/></StgValue>
</operation>

<operation id="471" st_id="32" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.99:558 %mul_ln306 = mul i24 %zext_ln303, i24 %sext_ln306

]]></Node>
<StgValue><ssdm name="mul_ln306"/></StgValue>
</operation>

<operation id="472" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="12" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.99:559 %m118 = trunc i24 %mul_ln306

]]></Node>
<StgValue><ssdm name="m118"/></StgValue>
</operation>

<operation id="473" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:560 %specfucore_ln109 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln306, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln109"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="474" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="24" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:565 %zext_ln308_1 = zext i12 %m118

]]></Node>
<StgValue><ssdm name="zext_ln308_1"/></StgValue>
</operation>

<operation id="475" st_id="33" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
fpga_resource_hint.entry.99:566 %mul_ln308 = mul i24 %zext_ln308_1, i24 %zext_ln303

]]></Node>
<StgValue><ssdm name="mul_ln308"/></StgValue>
</operation>

<operation id="476" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="12" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.99:567 %m120 = trunc i24 %mul_ln308

]]></Node>
<StgValue><ssdm name="m120"/></StgValue>
</operation>

<operation id="477" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:568 %specfucore_ln111 = specfucore void @_ssdm_op_SpecFUCore, i24 %mul_ln308, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln111"/></StgValue>
</operation>

<operation id="478" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="7" op_0_bw="24">
<![CDATA[
fpga_resource_hint.entry.99:580 %trunc_ln311 = trunc i24 %mul_ln308

]]></Node>
<StgValue><ssdm name="trunc_ln311"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="479" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="23" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:572 %zext_ln309_1 = zext i12 %m120

]]></Node>
<StgValue><ssdm name="zext_ln309_1"/></StgValue>
</operation>

<operation id="480" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="23" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:574 %sext_ln309 = sext i11 %m115

]]></Node>
<StgValue><ssdm name="sext_ln309"/></StgValue>
</operation>

<operation id="481" st_id="34" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
fpga_resource_hint.entry.99:575 %mul_ln309 = mul i23 %zext_ln309_1, i23 %sext_ln309

]]></Node>
<StgValue><ssdm name="mul_ln309"/></StgValue>
</operation>

<operation id="482" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="23">
<![CDATA[
fpga_resource_hint.entry.99:576 %m121 = trunc i23 %mul_ln309

]]></Node>
<StgValue><ssdm name="m121"/></StgValue>
</operation>

<operation id="483" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:577 %specfucore_ln112 = specfucore void @_ssdm_op_SpecFUCore, i23 %mul_ln309, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln112"/></StgValue>
</operation>

<operation id="484" st_id="34" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:581 %m123 = mul i7 %trunc_ln311, i7 %m116

]]></Node>
<StgValue><ssdm name="m123"/></StgValue>
</operation>

<operation id="485" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:811 %sext_ln369 = sext i7 %m123

]]></Node>
<StgValue><ssdm name="sext_ln369"/></StgValue>
</operation>

<operation id="486" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:812 %write_ln369 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_9, i16 %sext_ln369

]]></Node>
<StgValue><ssdm name="write_ln369"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="487" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="17" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:573 %zext_ln309_2 = zext i11 %m115

]]></Node>
<StgValue><ssdm name="zext_ln309_2"/></StgValue>
</operation>

<operation id="488" st_id="35" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:579 %m122 = add i12 %m121, i12 %m120

]]></Node>
<StgValue><ssdm name="m122"/></StgValue>
</operation>

<operation id="489" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="17" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:583 %zext_ln312 = zext i12 %m121

]]></Node>
<StgValue><ssdm name="zext_ln312"/></StgValue>
</operation>

<operation id="490" st_id="35" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:584 %mul_ln312 = mul i17 %zext_ln312, i17 %zext_ln309_2

]]></Node>
<StgValue><ssdm name="mul_ln312"/></StgValue>
</operation>

<operation id="491" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:585 %m124 = trunc i17 %mul_ln312

]]></Node>
<StgValue><ssdm name="m124"/></StgValue>
</operation>

<operation id="492" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:586 %specfucore_ln115 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln312, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln115"/></StgValue>
</operation>

<operation id="493" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:589 %sext_ln313 = sext i7 %m116

]]></Node>
<StgValue><ssdm name="sext_ln313"/></StgValue>
</operation>

<operation id="494" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:590 %zext_ln313 = zext i9 %m117

]]></Node>
<StgValue><ssdm name="zext_ln313"/></StgValue>
</operation>

<operation id="495" st_id="35" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:591 %mul_ln313 = mul i16 %zext_ln313, i16 %sext_ln313

]]></Node>
<StgValue><ssdm name="mul_ln313"/></StgValue>
</operation>

<operation id="496" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:592 %m125 = trunc i16 %mul_ln313

]]></Node>
<StgValue><ssdm name="m125"/></StgValue>
</operation>

<operation id="497" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:593 %specfucore_ln116 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln313, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln116"/></StgValue>
</operation>

<operation id="498" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="7" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:649 %trunc_ln327 = trunc i16 %mul_ln313

]]></Node>
<StgValue><ssdm name="trunc_ln327"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="499" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="21" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:564 %zext_ln308 = zext i12 %m118

]]></Node>
<StgValue><ssdm name="zext_ln308"/></StgValue>
</operation>

<operation id="500" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:571 %zext_ln309 = zext i12 %m120

]]></Node>
<StgValue><ssdm name="zext_ln309"/></StgValue>
</operation>

<operation id="501" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="17" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:596 %zext_ln314 = zext i12 %m122

]]></Node>
<StgValue><ssdm name="zext_ln314"/></StgValue>
</operation>

<operation id="502" st_id="36" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:597 %mul_ln314 = mul i17 %zext_ln309, i17 %zext_ln314

]]></Node>
<StgValue><ssdm name="mul_ln314"/></StgValue>
</operation>

<operation id="503" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:598 %m126 = trunc i17 %mul_ln314

]]></Node>
<StgValue><ssdm name="m126"/></StgValue>
</operation>

<operation id="504" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:599 %specfucore_ln117 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln314, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln117"/></StgValue>
</operation>

<operation id="505" st_id="36" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:602 %mul_ln315 = mul i21 %zext_ln308, i21 %zext_ln308

]]></Node>
<StgValue><ssdm name="mul_ln315"/></StgValue>
</operation>

<operation id="506" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="10" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:603 %m127 = trunc i21 %mul_ln315

]]></Node>
<StgValue><ssdm name="m127"/></StgValue>
</operation>

<operation id="507" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:604 %specfucore_ln118 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln315, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln118"/></StgValue>
</operation>

<operation id="508" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="12" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:606 %sext_ln316 = sext i9 %m125

]]></Node>
<StgValue><ssdm name="sext_ln316"/></StgValue>
</operation>

<operation id="509" st_id="36" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:607 %m128 = mul i12 %m122, i12 %sext_ln316

]]></Node>
<StgValue><ssdm name="m128"/></StgValue>
</operation>

<operation id="510" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="5" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:608 %trunc_ln317 = trunc i12 %m128

]]></Node>
<StgValue><ssdm name="trunc_ln317"/></StgValue>
</operation>

<operation id="511" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:609 %trunc_ln317_1 = trunc i17 %mul_ln314

]]></Node>
<StgValue><ssdm name="trunc_ln317_1"/></StgValue>
</operation>

<operation id="512" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="6" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:621 %trunc_ln323 = trunc i21 %mul_ln315

]]></Node>
<StgValue><ssdm name="trunc_ln323"/></StgValue>
</operation>

<operation id="513" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="6" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:622 %trunc_ln323_1 = trunc i12 %m128

]]></Node>
<StgValue><ssdm name="trunc_ln323_1"/></StgValue>
</operation>

<operation id="514" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:624 %zext_ln321 = zext i8 %m124

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="515" st_id="36" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:625 %mul_ln321 = mul i16 %zext_ln321, i16 %zext_ln321

]]></Node>
<StgValue><ssdm name="mul_ln321"/></StgValue>
</operation>

<operation id="516" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="8" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:626 %m133 = trunc i16 %mul_ln321

]]></Node>
<StgValue><ssdm name="m133"/></StgValue>
</operation>

<operation id="517" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:627 %specfucore_ln124 = specfucore void @_ssdm_op_SpecFUCore, i16 %mul_ln321, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln124"/></StgValue>
</operation>

<operation id="518" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:813 %sext_ln370 = sext i8 %m133

]]></Node>
<StgValue><ssdm name="sext_ln370"/></StgValue>
</operation>

<operation id="519" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:814 %write_ln370 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_10, i16 %sext_ln370

]]></Node>
<StgValue><ssdm name="write_ln370"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="520" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:610 %m129 = add i5 %trunc_ln317, i5 %trunc_ln317_1

]]></Node>
<StgValue><ssdm name="m129"/></StgValue>
</operation>

<operation id="521" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="17" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:613 %zext_ln318_1 = zext i12 %m128

]]></Node>
<StgValue><ssdm name="zext_ln318_1"/></StgValue>
</operation>

<operation id="522" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:614 %sext_ln318 = sext i8 %m126

]]></Node>
<StgValue><ssdm name="sext_ln318"/></StgValue>
</operation>

<operation id="523" st_id="37" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:615 %mul_ln318 = mul i17 %zext_ln318_1, i17 %sext_ln318

]]></Node>
<StgValue><ssdm name="mul_ln318"/></StgValue>
</operation>

<operation id="524" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:616 %m130 = trunc i17 %mul_ln318

]]></Node>
<StgValue><ssdm name="m130"/></StgValue>
</operation>

<operation id="525" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:617 %specfucore_ln121 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln318, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln121"/></StgValue>
</operation>

<operation id="526" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="6" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:630 %sext_ln323 = sext i5 %m129

]]></Node>
<StgValue><ssdm name="sext_ln323"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:631 %add_ln323 = add i6 %trunc_ln323, i6 %sext_ln323

]]></Node>
<StgValue><ssdm name="add_ln323"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:632 %m135 = add i6 %add_ln323, i6 %trunc_ln323_1

]]></Node>
<StgValue><ssdm name="m135"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="529" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="12" op_0_bw="5">
<![CDATA[
fpga_resource_hint.entry.99:619 %sext_ln319 = sext i5 %m129

]]></Node>
<StgValue><ssdm name="sext_ln319"/></StgValue>
</operation>

<operation id="530" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:620 %m131 = mul i12 %m122, i12 %sext_ln319

]]></Node>
<StgValue><ssdm name="m131"/></StgValue>
</operation>

<operation id="531" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.99:629 %m134 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %m125, i1 0

]]></Node>
<StgValue><ssdm name="m134"/></StgValue>
</operation>

<operation id="532" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="18" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:634 %sext_ln324 = sext i10 %m127

]]></Node>
<StgValue><ssdm name="sext_ln324"/></StgValue>
</operation>

<operation id="533" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="18" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:635 %sext_ln324_1 = sext i8 %m130

]]></Node>
<StgValue><ssdm name="sext_ln324_1"/></StgValue>
</operation>

<operation id="534" st_id="38" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:636 %mul_ln324 = mul i18 %sext_ln324, i18 %sext_ln324_1

]]></Node>
<StgValue><ssdm name="mul_ln324"/></StgValue>
</operation>

<operation id="535" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="0" op_0_bw="0" op_1_bw="18" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:637 %specfucore_ln127 = specfucore void @_ssdm_op_SpecFUCore, i18 %mul_ln324, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln127"/></StgValue>
</operation>

<operation id="536" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="10" op_0_bw="18">
<![CDATA[
fpga_resource_hint.entry.99:638 %m136 = trunc i18 %mul_ln324

]]></Node>
<StgValue><ssdm name="m136"/></StgValue>
</operation>

<operation id="537" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="10" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:647 %sext_ln326 = sext i8 %m130

]]></Node>
<StgValue><ssdm name="sext_ln326"/></StgValue>
</operation>

<operation id="538" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:648 %m138 = add i10 %m134, i10 %sext_ln326

]]></Node>
<StgValue><ssdm name="m138"/></StgValue>
</operation>

<operation id="539" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="7" op_2_bw="1">
<![CDATA[
fpga_resource_hint.entry.99:650 %trunc_ln1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i7.i1, i7 %trunc_ln327, i1 0

]]></Node>
<StgValue><ssdm name="trunc_ln1"/></StgValue>
</operation>

<operation id="540" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:651 %m139 = add i8 %m130, i8 %trunc_ln1

]]></Node>
<StgValue><ssdm name="m139"/></StgValue>
</operation>

<operation id="541" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="11" op_0_bw="6">
<![CDATA[
fpga_resource_hint.entry.99:655 %sext_ln329 = sext i6 %m135

]]></Node>
<StgValue><ssdm name="sext_ln329"/></StgValue>
</operation>

<operation id="542" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:656 %sext_ln329_1 = sext i10 %m138

]]></Node>
<StgValue><ssdm name="sext_ln329_1"/></StgValue>
</operation>

<operation id="543" st_id="38" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:657 %m141 = mul i11 %sext_ln329_1, i11 %sext_ln329

]]></Node>
<StgValue><ssdm name="m141"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="544" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="22" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:612 %zext_ln318 = zext i12 %m128

]]></Node>
<StgValue><ssdm name="zext_ln318"/></StgValue>
</operation>

<operation id="545" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="20" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:641 %sext_ln325 = sext i10 %m136

]]></Node>
<StgValue><ssdm name="sext_ln325"/></StgValue>
</operation>

<operation id="546" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="22" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:642 %sext_ln325_1 = sext i10 %m136

]]></Node>
<StgValue><ssdm name="sext_ln325_1"/></StgValue>
</operation>

<operation id="547" st_id="39" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
fpga_resource_hint.entry.99:643 %mul_ln325 = mul i22 %zext_ln318, i22 %sext_ln325_1

]]></Node>
<StgValue><ssdm name="mul_ln325"/></StgValue>
</operation>

<operation id="548" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="12" op_0_bw="22">
<![CDATA[
fpga_resource_hint.entry.99:644 %m137 = trunc i22 %mul_ln325

]]></Node>
<StgValue><ssdm name="m137"/></StgValue>
</operation>

<operation id="549" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:645 %specfucore_ln128 = specfucore void @_ssdm_op_SpecFUCore, i22 %mul_ln325, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln128"/></StgValue>
</operation>

<operation id="550" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="15" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:652 %sext_ln328 = sext i10 %m134

]]></Node>
<StgValue><ssdm name="sext_ln328"/></StgValue>
</operation>

<operation id="551" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="15" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:653 %sext_ln328_1 = sext i12 %m131

]]></Node>
<StgValue><ssdm name="sext_ln328_1"/></StgValue>
</operation>

<operation id="552" st_id="39" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:654 %m140 = mul i15 %sext_ln328_1, i15 %sext_ln328

]]></Node>
<StgValue><ssdm name="m140"/></StgValue>
</operation>

<operation id="553" st_id="39" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
fpga_resource_hint.entry.99:666 %mul_ln331 = mul i20 %sext_ln325, i20 %sext_ln325

]]></Node>
<StgValue><ssdm name="mul_ln331"/></StgValue>
</operation>

<operation id="554" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="0" op_0_bw="0" op_1_bw="20" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:667 %specfucore_ln134 = specfucore void @_ssdm_op_SpecFUCore, i20 %mul_ln331, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln134"/></StgValue>
</operation>

<operation id="555" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="10" op_0_bw="20">
<![CDATA[
fpga_resource_hint.entry.99:668 %m143 = trunc i20 %mul_ln331

]]></Node>
<StgValue><ssdm name="m143"/></StgValue>
</operation>

<operation id="556" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="21" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:671 %sext_ln332 = sext i10 %m138

]]></Node>
<StgValue><ssdm name="sext_ln332"/></StgValue>
</operation>

<operation id="557" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="21" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:673 %sext_ln332_1 = sext i11 %m141

]]></Node>
<StgValue><ssdm name="sext_ln332_1"/></StgValue>
</operation>

<operation id="558" st_id="39" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:674 %mul_ln332 = mul i21 %sext_ln332_1, i21 %sext_ln332

]]></Node>
<StgValue><ssdm name="mul_ln332"/></StgValue>
</operation>

<operation id="559" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:675 %specfucore_ln135 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln332, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln135"/></StgValue>
</operation>

<operation id="560" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="13" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:676 %m144 = trunc i21 %mul_ln332

]]></Node>
<StgValue><ssdm name="m144"/></StgValue>
</operation>

<operation id="561" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="13" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:684 %trunc_ln334 = trunc i15 %m140

]]></Node>
<StgValue><ssdm name="trunc_ln334"/></StgValue>
</operation>

<operation id="562" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:815 %sext_ln371 = sext i12 %m137

]]></Node>
<StgValue><ssdm name="sext_ln371"/></StgValue>
</operation>

<operation id="563" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:816 %write_ln371 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_11, i16 %sext_ln371

]]></Node>
<StgValue><ssdm name="write_ln371"/></StgValue>
</operation>

<operation id="564" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:817 %sext_ln372 = sext i10 %m143

]]></Node>
<StgValue><ssdm name="sext_ln372"/></StgValue>
</operation>

<operation id="565" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:818 %write_ln372 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_12, i16 %sext_ln372

]]></Node>
<StgValue><ssdm name="write_ln372"/></StgValue>
</operation>

<operation id="566" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:819 %sext_ln373 = sext i13 %m144

]]></Node>
<StgValue><ssdm name="sext_ln373"/></StgValue>
</operation>

<operation id="567" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:820 %write_ln373 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_13, i16 %sext_ln373

]]></Node>
<StgValue><ssdm name="write_ln373"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="568" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="17" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:659 %zext_ln330 = zext i15 %m140

]]></Node>
<StgValue><ssdm name="zext_ln330"/></StgValue>
</operation>

<operation id="569" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="17" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:660 %sext_ln330 = sext i8 %m139

]]></Node>
<StgValue><ssdm name="sext_ln330"/></StgValue>
</operation>

<operation id="570" st_id="40" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:661 %mul_ln330 = mul i17 %zext_ln330, i17 %sext_ln330

]]></Node>
<StgValue><ssdm name="mul_ln330"/></StgValue>
</operation>

<operation id="571" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:662 %m142 = trunc i17 %mul_ln330

]]></Node>
<StgValue><ssdm name="m142"/></StgValue>
</operation>

<operation id="572" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:663 %specfucore_ln133 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln330, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln133"/></StgValue>
</operation>

<operation id="573" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="13" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:683 %sext_ln334 = sext i11 %m141

]]></Node>
<StgValue><ssdm name="sext_ln334"/></StgValue>
</operation>

<operation id="574" st_id="40" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:685 %m146 = mul i13 %trunc_ln334, i13 %sext_ln334

]]></Node>
<StgValue><ssdm name="m146"/></StgValue>
</operation>

<operation id="575" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="4" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:688 %trunc_ln335 = trunc i13 %m146

]]></Node>
<StgValue><ssdm name="trunc_ln335"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="576" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="17" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:672 %zext_ln332 = zext i11 %m141

]]></Node>
<StgValue><ssdm name="zext_ln332"/></StgValue>
</operation>

<operation id="577" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="17" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:690 %zext_ln335_2 = zext i13 %m146

]]></Node>
<StgValue><ssdm name="zext_ln335_2"/></StgValue>
</operation>

<operation id="578" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="19" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:691 %zext_ln335_3 = zext i13 %m146

]]></Node>
<StgValue><ssdm name="zext_ln335_3"/></StgValue>
</operation>

<operation id="579" st_id="41" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.99:692 %mul_ln335 = mul i19 %zext_ln335_3, i19 %zext_ln335_3

]]></Node>
<StgValue><ssdm name="mul_ln335"/></StgValue>
</operation>

<operation id="580" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="9" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.99:693 %m147 = trunc i19 %mul_ln335

]]></Node>
<StgValue><ssdm name="m147"/></StgValue>
</operation>

<operation id="581" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:694 %specfucore_ln138 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln335, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln138"/></StgValue>
</operation>

<operation id="582" st_id="41" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:697 %mul_ln337 = mul i17 %zext_ln335_2, i17 %zext_ln332

]]></Node>
<StgValue><ssdm name="mul_ln337"/></StgValue>
</operation>

<operation id="583" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:698 %m149 = trunc i17 %mul_ln337

]]></Node>
<StgValue><ssdm name="m149"/></StgValue>
</operation>

<operation id="584" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:699 %specfucore_ln140 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln337, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln140"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="585" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:679 %sext_ln333 = sext i8 %m142

]]></Node>
<StgValue><ssdm name="sext_ln333"/></StgValue>
</operation>

<operation id="586" st_id="42" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:680 %m145 = mul i16 %sext_ln333, i16 %sext_ln333

]]></Node>
<StgValue><ssdm name="m145"/></StgValue>
</operation>

<operation id="587" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:681 %specfucore_ln136 = specfucore void @_ssdm_op_SpecFUCore, i16 %m145, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln136"/></StgValue>
</operation>

<operation id="588" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="9" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:689 %zext_ln335_1 = zext i4 %trunc_ln335

]]></Node>
<StgValue><ssdm name="zext_ln335_1"/></StgValue>
</operation>

<operation id="589" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="13" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:701 %sext_ln338 = sext i9 %m147

]]></Node>
<StgValue><ssdm name="sext_ln338"/></StgValue>
</operation>

<operation id="590" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:702 %add_ln338 = add i13 %trunc_ln334, i13 %sext_ln338

]]></Node>
<StgValue><ssdm name="add_ln338"/></StgValue>
</operation>

<operation id="591" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:703 %m150 = add i13 %add_ln338, i13 %m146

]]></Node>
<StgValue><ssdm name="m150"/></StgValue>
</operation>

<operation id="592" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="13" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:704 %sext_ln342 = sext i8 %m142

]]></Node>
<StgValue><ssdm name="sext_ln342"/></StgValue>
</operation>

<operation id="593" st_id="42" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:705 %m151 = mul i13 %m150, i13 %sext_ln342

]]></Node>
<StgValue><ssdm name="m151"/></StgValue>
</operation>

<operation id="594" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="9" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:708 %zext_ln340 = zext i8 %m149

]]></Node>
<StgValue><ssdm name="zext_ln340"/></StgValue>
</operation>

<operation id="595" st_id="42" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:709 %mul_ln340 = mul i9 %zext_ln335_1, i9 %zext_ln340

]]></Node>
<StgValue><ssdm name="mul_ln340"/></StgValue>
</operation>

<operation id="596" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:710 %m152 = trunc i9 %mul_ln340

]]></Node>
<StgValue><ssdm name="m152"/></StgValue>
</operation>

<operation id="597" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:711 %specfucore_ln143 = specfucore void @_ssdm_op_SpecFUCore, i9 %mul_ln340, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln143"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="598" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="21" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:687 %zext_ln335 = zext i13 %m146

]]></Node>
<StgValue><ssdm name="zext_ln335"/></StgValue>
</operation>

<operation id="599" st_id="43" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:705 %m151 = mul i13 %m150, i13 %sext_ln342

]]></Node>
<StgValue><ssdm name="m151"/></StgValue>
</operation>

<operation id="600" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="21" op_0_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:714 %zext_ln341 = zext i16 %m145

]]></Node>
<StgValue><ssdm name="zext_ln341"/></StgValue>
</operation>

<operation id="601" st_id="43" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:715 %mul_ln341 = mul i21 %zext_ln341, i21 %zext_ln335

]]></Node>
<StgValue><ssdm name="mul_ln341"/></StgValue>
</operation>

<operation id="602" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="10" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:716 %m153 = trunc i21 %mul_ln341

]]></Node>
<StgValue><ssdm name="m153"/></StgValue>
</operation>

<operation id="603" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:717 %specfucore_ln144 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln341, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln144"/></StgValue>
</operation>

<operation id="604" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:728 %zext_ln344 = zext i4 %m152

]]></Node>
<StgValue><ssdm name="zext_ln344"/></StgValue>
</operation>

<operation id="605" st_id="43" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:729 %mul_ln344 = mul i8 %zext_ln344, i8 %zext_ln344

]]></Node>
<StgValue><ssdm name="mul_ln344"/></StgValue>
</operation>

<operation id="606" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="4" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:730 %m156 = trunc i8 %mul_ln344

]]></Node>
<StgValue><ssdm name="m156"/></StgValue>
</operation>

<operation id="607" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:731 %specfucore_ln147 = specfucore void @_ssdm_op_SpecFUCore, i8 %mul_ln344, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln147"/></StgValue>
</operation>

<operation id="608" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:758 %trunc_ln349 = trunc i21 %mul_ln341

]]></Node>
<StgValue><ssdm name="trunc_ln349"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="609" st_id="44" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:705 %m151 = mul i13 %m150, i13 %sext_ln342

]]></Node>
<StgValue><ssdm name="m151"/></StgValue>
</operation>

<operation id="610" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="19" op_0_bw="10">
<![CDATA[
fpga_resource_hint.entry.99:721 %sext_ln343 = sext i10 %m153

]]></Node>
<StgValue><ssdm name="sext_ln343"/></StgValue>
</operation>

<operation id="611" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="19" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:722 %sext_ln343_1 = sext i9 %m147

]]></Node>
<StgValue><ssdm name="sext_ln343_1"/></StgValue>
</operation>

<operation id="612" st_id="44" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
fpga_resource_hint.entry.99:723 %mul_ln343 = mul i19 %sext_ln343, i19 %sext_ln343_1

]]></Node>
<StgValue><ssdm name="mul_ln343"/></StgValue>
</operation>

<operation id="613" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="19" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:724 %specfucore_ln146 = specfucore void @_ssdm_op_SpecFUCore, i19 %mul_ln343, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln146"/></StgValue>
</operation>

<operation id="614" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="14" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.99:725 %m155 = trunc i19 %mul_ln343

]]></Node>
<StgValue><ssdm name="m155"/></StgValue>
</operation>

<operation id="615" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="12" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:733 %sext_ln345 = sext i4 %m156

]]></Node>
<StgValue><ssdm name="sext_ln345"/></StgValue>
</operation>

<operation id="616" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="12" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:734 %sext_ln345_1 = sext i8 %m149

]]></Node>
<StgValue><ssdm name="sext_ln345_1"/></StgValue>
</operation>

<operation id="617" st_id="44" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:735 %m157 = mul i12 %sext_ln345_1, i12 %sext_ln345

]]></Node>
<StgValue><ssdm name="m157"/></StgValue>
</operation>

<operation id="618" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="8" op_0_bw="19">
<![CDATA[
fpga_resource_hint.entry.99:759 %trunc_ln349_1 = trunc i19 %mul_ln343

]]></Node>
<StgValue><ssdm name="trunc_ln349_1"/></StgValue>
</operation>

<operation id="619" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:821 %sext_ln374 = sext i12 %m157

]]></Node>
<StgValue><ssdm name="sext_ln374"/></StgValue>
</operation>

<operation id="620" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:822 %write_ln374 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_14, i16 %sext_ln374

]]></Node>
<StgValue><ssdm name="write_ln374"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="621" st_id="45" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:705 %m151 = mul i13 %m150, i13 %sext_ln342

]]></Node>
<StgValue><ssdm name="m151"/></StgValue>
</operation>

<operation id="622" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:719 %m154 = mul i13 %m151, i13 %m151

]]></Node>
<StgValue><ssdm name="m154"/></StgValue>
</operation>

<operation id="623" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="17" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:744 %zext_ln347_1 = zext i14 %m155

]]></Node>
<StgValue><ssdm name="zext_ln347_1"/></StgValue>
</operation>

<operation id="624" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="17" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:753 %sext_ln348_1 = sext i4 %m156

]]></Node>
<StgValue><ssdm name="sext_ln348_1"/></StgValue>
</operation>

<operation id="625" st_id="45" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:754 %mul_ln348 = mul i17 %zext_ln347_1, i17 %sext_ln348_1

]]></Node>
<StgValue><ssdm name="mul_ln348"/></StgValue>
</operation>

<operation id="626" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="8" op_0_bw="17">
<![CDATA[
fpga_resource_hint.entry.99:755 %trunc_ln355 = trunc i17 %mul_ln348

]]></Node>
<StgValue><ssdm name="trunc_ln355"/></StgValue>
</operation>

<operation id="627" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:756 %specfucore_ln151 = specfucore void @_ssdm_op_SpecFUCore, i17 %mul_ln348, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln151"/></StgValue>
</operation>

<operation id="628" st_id="45" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:760 %m161 = mul i8 %trunc_ln349_1, i8 %trunc_ln349

]]></Node>
<StgValue><ssdm name="m161"/></StgValue>
</operation>

<operation id="629" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="7" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:790 %trunc_ln357_1 = trunc i8 %m161

]]></Node>
<StgValue><ssdm name="trunc_ln357_1"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="630" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="21" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:707 %sext_ln340 = sext i8 %m149

]]></Node>
<StgValue><ssdm name="sext_ln340"/></StgValue>
</operation>

<operation id="631" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="21" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:737 %zext_ln346 = zext i13 %m151

]]></Node>
<StgValue><ssdm name="zext_ln346"/></StgValue>
</operation>

<operation id="632" st_id="46" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:738 %mul_ln346 = mul i21 %zext_ln346, i21 %sext_ln340

]]></Node>
<StgValue><ssdm name="mul_ln346"/></StgValue>
</operation>

<operation id="633" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="11" op_0_bw="21">
<![CDATA[
fpga_resource_hint.entry.99:739 %m158 = trunc i21 %mul_ln346

]]></Node>
<StgValue><ssdm name="m158"/></StgValue>
</operation>

<operation id="634" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="21" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:740 %specfucore_ln149 = specfucore void @_ssdm_op_SpecFUCore, i21 %mul_ln346, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln149"/></StgValue>
</operation>

<operation id="635" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="27" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:745 %sext_ln347 = sext i14 %m155

]]></Node>
<StgValue><ssdm name="sext_ln347"/></StgValue>
</operation>

<operation id="636" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="27" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:746 %sext_ln347_1 = sext i13 %m154

]]></Node>
<StgValue><ssdm name="sext_ln347_1"/></StgValue>
</operation>

<operation id="637" st_id="46" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
fpga_resource_hint.entry.99:747 %mul_ln347 = mul i27 %sext_ln347, i27 %sext_ln347_1

]]></Node>
<StgValue><ssdm name="mul_ln347"/></StgValue>
</operation>

<operation id="638" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:748 %specfucore_ln150 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln347, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln150"/></StgValue>
</operation>

<operation id="639" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="27">
<![CDATA[
fpga_resource_hint.entry.99:749 %m159 = trunc i27 %mul_ln347

]]></Node>
<StgValue><ssdm name="m159"/></StgValue>
</operation>

<operation id="640" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:762 %specfucore_ln153 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln347, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln153"/></StgValue>
</operation>

<operation id="641" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="14" op_0_bw="27">
<![CDATA[
fpga_resource_hint.entry.99:763 %m162 = trunc i27 %mul_ln347

]]></Node>
<StgValue><ssdm name="m162"/></StgValue>
</operation>

<operation id="642" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="27" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:766 %specfucore_ln154 = specfucore void @_ssdm_op_SpecFUCore, i27 %mul_ln347, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln154"/></StgValue>
</operation>

<operation id="643" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="27">
<![CDATA[
fpga_resource_hint.entry.99:767 %m163 = trunc i27 %mul_ln347

]]></Node>
<StgValue><ssdm name="m163"/></StgValue>
</operation>

<operation id="644" st_id="46" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:787 %m167 = mul i8 %trunc_ln355, i8 %m161

]]></Node>
<StgValue><ssdm name="m167"/></StgValue>
</operation>

<operation id="645" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="16" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:823 %sext_ln375 = sext i8 %m159

]]></Node>
<StgValue><ssdm name="sext_ln375"/></StgValue>
</operation>

<operation id="646" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:824 %write_ln375 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_15, i16 %sext_ln375

]]></Node>
<StgValue><ssdm name="write_ln375"/></StgValue>
</operation>

<operation id="647" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="16" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:825 %sext_ln376 = sext i14 %m162

]]></Node>
<StgValue><ssdm name="sext_ln376"/></StgValue>
</operation>

<operation id="648" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:826 %write_ln376 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_16, i16 %sext_ln376

]]></Node>
<StgValue><ssdm name="write_ln376"/></StgValue>
</operation>

<operation id="649" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="16" op_0_bw="9">
<![CDATA[
fpga_resource_hint.entry.99:827 %sext_ln377 = sext i9 %m163

]]></Node>
<StgValue><ssdm name="sext_ln377"/></StgValue>
</operation>

<operation id="650" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:828 %write_ln377 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_17, i16 %sext_ln377

]]></Node>
<StgValue><ssdm name="write_ln377"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="651" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="25" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:743 %zext_ln347 = zext i14 %m155

]]></Node>
<StgValue><ssdm name="zext_ln347"/></StgValue>
</operation>

<operation id="652" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="15" op_0_bw="4">
<![CDATA[
fpga_resource_hint.entry.99:752 %sext_ln348 = sext i4 %m156

]]></Node>
<StgValue><ssdm name="sext_ln348"/></StgValue>
</operation>

<operation id="653" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="15" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:770 %sext_ln352 = sext i11 %m158

]]></Node>
<StgValue><ssdm name="sext_ln352"/></StgValue>
</operation>

<operation id="654" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="25" op_0_bw="11">
<![CDATA[
fpga_resource_hint.entry.99:771 %sext_ln352_1 = sext i11 %m158

]]></Node>
<StgValue><ssdm name="sext_ln352_1"/></StgValue>
</operation>

<operation id="655" st_id="47" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
fpga_resource_hint.entry.99:772 %mul_ln352 = mul i25 %zext_ln347, i25 %sext_ln352_1

]]></Node>
<StgValue><ssdm name="mul_ln352"/></StgValue>
</operation>

<operation id="656" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="13" op_0_bw="25">
<![CDATA[
fpga_resource_hint.entry.99:773 %m164 = trunc i25 %mul_ln352

]]></Node>
<StgValue><ssdm name="m164"/></StgValue>
</operation>

<operation id="657" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:774 %specfucore_ln155 = specfucore void @_ssdm_op_SpecFUCore, i25 %mul_ln352, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln155"/></StgValue>
</operation>

<operation id="658" st_id="47" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:777 %mul_ln353 = mul i15 %sext_ln352, i15 %sext_ln348

]]></Node>
<StgValue><ssdm name="mul_ln353"/></StgValue>
</operation>

<operation id="659" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:778 %specfucore_ln156 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln353, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln156"/></StgValue>
</operation>

<operation id="660" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="12" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:779 %m165 = trunc i15 %mul_ln353

]]></Node>
<StgValue><ssdm name="m165"/></StgValue>
</operation>

<operation id="661" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="15" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:782 %zext_ln354 = zext i8 %m161

]]></Node>
<StgValue><ssdm name="zext_ln354"/></StgValue>
</operation>

<operation id="662" st_id="47" stage="1" lat="1">
<core>Mul_LUT</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:783 %mul_ln354 = mul i15 %sext_ln352, i15 %zext_ln354

]]></Node>
<StgValue><ssdm name="mul_ln354"/></StgValue>
</operation>

<operation id="663" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="7" op_0_bw="15">
<![CDATA[
fpga_resource_hint.entry.99:784 %trunc_ln357 = trunc i15 %mul_ln354

]]></Node>
<StgValue><ssdm name="trunc_ln357"/></StgValue>
</operation>

<operation id="664" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="15" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.entry.99:785 %specfucore_ln157 = specfucore void @_ssdm_op_SpecFUCore, i15 %mul_ln354, i64 12, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln157"/></StgValue>
</operation>

<operation id="665" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="14" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:788 %sext_ln358 = sext i8 %m161

]]></Node>
<StgValue><ssdm name="sext_ln358"/></StgValue>
</operation>

<operation id="666" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="14" op_0_bw="8">
<![CDATA[
fpga_resource_hint.entry.99:789 %sext_ln358_1 = sext i8 %m167

]]></Node>
<StgValue><ssdm name="sext_ln358_1"/></StgValue>
</operation>

<operation id="667" st_id="47" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:792 %mul_ln358 = mul i14 %sext_ln358, i14 %sext_ln358_1

]]></Node>
<StgValue><ssdm name="mul_ln358"/></StgValue>
</operation>

<operation id="668" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="13">
<![CDATA[
fpga_resource_hint.entry.99:829 %sext_ln378 = sext i13 %m164

]]></Node>
<StgValue><ssdm name="sext_ln378"/></StgValue>
</operation>

<operation id="669" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:830 %write_ln378 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_18, i16 %sext_ln378

]]></Node>
<StgValue><ssdm name="write_ln378"/></StgValue>
</operation>

<operation id="670" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="16" op_0_bw="12">
<![CDATA[
fpga_resource_hint.entry.99:831 %sext_ln379 = sext i12 %m165

]]></Node>
<StgValue><ssdm name="sext_ln379"/></StgValue>
</operation>

<operation id="671" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:832 %write_ln379 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_19, i16 %sext_ln379

]]></Node>
<StgValue><ssdm name="write_ln379"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="672" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:0 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_80

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="673" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="674" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_0, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="675" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:3 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="676" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_1, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="677" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="678" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:6 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_2, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="679" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="680" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_3, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="681" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:9 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="682" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_4, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="683" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="684" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:12 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_5, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="685" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="686" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_6, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="687" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:15 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="688" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:16 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_7, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="689" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:17 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %in_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="690" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:18 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %in_data_8, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="691" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:19 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="692" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_0, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="693" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:21 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="694" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:22 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_1, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="695" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:23 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="696" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:24 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_2, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="697" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:25 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="698" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:26 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_3, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="699" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:27 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_4

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="700" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:28 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_4, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="701" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:29 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_5

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="702" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:30 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_5, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="703" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:31 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_6

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="704" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:32 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_6, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="705" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:33 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_7

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="706" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:34 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_7, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="707" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:35 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_8

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="708" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:36 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_8, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="709" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:37 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_9

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="710" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:38 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_9, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="711" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:39 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_10

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="712" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:40 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_10, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="713" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:41 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_11

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="714" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:42 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_11, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="715" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:43 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_12

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="716" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:44 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_12, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="717" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:45 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_13

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="718" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:46 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_13, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="719" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:47 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_14

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="720" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:48 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_14, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="721" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:49 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_15

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="722" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:50 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_15, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="723" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:51 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_16

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="724" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:52 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_16, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="725" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:53 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_17

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="726" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:54 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_17, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="727" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:55 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_18

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="728" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:56 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_18, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="729" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:57 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_19

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="730" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:58 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_19, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="731" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:59 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_20

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="732" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:60 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_20, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="733" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:61 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %out_data_21

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="734" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:62 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %out_data_21, void @empty_78, i32 0, i32 0, void @empty_79, i32 0, i32 0, void @empty_79, void @empty_79, void @empty_79, i32 0, i32 0, i32 0, i32 0, void @empty_79, void @empty_79, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="735" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:80 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_77

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="736" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:87 %rend202 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_77, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend202"/></StgValue>
</operation>

<operation id="737" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:92 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_76

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="738" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:99 %rend200 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_76, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend200"/></StgValue>
</operation>

<operation id="739" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:100 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_75

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="740" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:105 %rend198 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_75, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend198"/></StgValue>
</operation>

<operation id="741" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:106 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_74

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="742" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:114 %rend196 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_74, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend196"/></StgValue>
</operation>

<operation id="743" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:118 %rbegin6 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_73

]]></Node>
<StgValue><ssdm name="rbegin6"/></StgValue>
</operation>

<operation id="744" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:123 %rend194 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_73, i32 %rbegin6

]]></Node>
<StgValue><ssdm name="rend194"/></StgValue>
</operation>

<operation id="745" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:124 %rbegin8 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_72

]]></Node>
<StgValue><ssdm name="rbegin8"/></StgValue>
</operation>

<operation id="746" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:130 %rend192 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_72, i32 %rbegin8

]]></Node>
<StgValue><ssdm name="rend192"/></StgValue>
</operation>

<operation id="747" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:140 %rbegin10 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_71

]]></Node>
<StgValue><ssdm name="rbegin10"/></StgValue>
</operation>

<operation id="748" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:147 %rend188 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_71, i32 %rbegin10

]]></Node>
<StgValue><ssdm name="rend188"/></StgValue>
</operation>

<operation id="749" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:151 %rbegin11 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_81

]]></Node>
<StgValue><ssdm name="rbegin11"/></StgValue>
</operation>

<operation id="750" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:157 %rend186 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_81, i32 %rbegin11

]]></Node>
<StgValue><ssdm name="rend186"/></StgValue>
</operation>

<operation id="751" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:168 %rbegin12 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_45

]]></Node>
<StgValue><ssdm name="rbegin12"/></StgValue>
</operation>

<operation id="752" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:175 %rend178 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_45, i32 %rbegin12

]]></Node>
<StgValue><ssdm name="rend178"/></StgValue>
</operation>

<operation id="753" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:176 %rbegin14 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_44

]]></Node>
<StgValue><ssdm name="rbegin14"/></StgValue>
</operation>

<operation id="754" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:182 %rend176 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_44, i32 %rbegin14

]]></Node>
<StgValue><ssdm name="rend176"/></StgValue>
</operation>

<operation id="755" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:192 %rbegin16 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_54

]]></Node>
<StgValue><ssdm name="rbegin16"/></StgValue>
</operation>

<operation id="756" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:198 %rend174 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_54, i32 %rbegin16

]]></Node>
<StgValue><ssdm name="rend174"/></StgValue>
</operation>

<operation id="757" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:199 %rbegin18 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_41

]]></Node>
<StgValue><ssdm name="rbegin18"/></StgValue>
</operation>

<operation id="758" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:205 %rend172 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_41, i32 %rbegin18

]]></Node>
<StgValue><ssdm name="rend172"/></StgValue>
</operation>

<operation id="759" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:214 %rbegin20 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_40

]]></Node>
<StgValue><ssdm name="rbegin20"/></StgValue>
</operation>

<operation id="760" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:221 %rend170 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_40, i32 %rbegin20

]]></Node>
<StgValue><ssdm name="rend170"/></StgValue>
</operation>

<operation id="761" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:227 %rbegin22 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_70

]]></Node>
<StgValue><ssdm name="rbegin22"/></StgValue>
</operation>

<operation id="762" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:233 %rend168 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_70, i32 %rbegin22

]]></Node>
<StgValue><ssdm name="rend168"/></StgValue>
</operation>

<operation id="763" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:236 %rbegin24 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin24"/></StgValue>
</operation>

<operation id="764" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:243 %rend164 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin24

]]></Node>
<StgValue><ssdm name="rend164"/></StgValue>
</operation>

<operation id="765" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:249 %rbegin25 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_69

]]></Node>
<StgValue><ssdm name="rbegin25"/></StgValue>
</operation>

<operation id="766" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:254 %rend162 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_69, i32 %rbegin25

]]></Node>
<StgValue><ssdm name="rend162"/></StgValue>
</operation>

<operation id="767" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:255 %rbegin26 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_68

]]></Node>
<StgValue><ssdm name="rbegin26"/></StgValue>
</operation>

<operation id="768" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:261 %rend158 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_68, i32 %rbegin26

]]></Node>
<StgValue><ssdm name="rend158"/></StgValue>
</operation>

<operation id="769" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:265 %rbegin28 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_67

]]></Node>
<StgValue><ssdm name="rbegin28"/></StgValue>
</operation>

<operation id="770" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:269 %rend156 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_67, i32 %rbegin28

]]></Node>
<StgValue><ssdm name="rend156"/></StgValue>
</operation>

<operation id="771" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:270 %rbegin30 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_66

]]></Node>
<StgValue><ssdm name="rbegin30"/></StgValue>
</operation>

<operation id="772" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:275 %rend154 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_66, i32 %rbegin30

]]></Node>
<StgValue><ssdm name="rend154"/></StgValue>
</operation>

<operation id="773" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:279 %rbegin32 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_56

]]></Node>
<StgValue><ssdm name="rbegin32"/></StgValue>
</operation>

<operation id="774" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:285 %rend152 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_56, i32 %rbegin32

]]></Node>
<StgValue><ssdm name="rend152"/></StgValue>
</operation>

<operation id="775" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:294 %rbegin33 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_55

]]></Node>
<StgValue><ssdm name="rbegin33"/></StgValue>
</operation>

<operation id="776" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:299 %rend148 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_55, i32 %rbegin33

]]></Node>
<StgValue><ssdm name="rend148"/></StgValue>
</operation>

<operation id="777" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:300 %rbegin34 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_43

]]></Node>
<StgValue><ssdm name="rbegin34"/></StgValue>
</operation>

<operation id="778" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:304 %rend146 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_43, i32 %rbegin34

]]></Node>
<StgValue><ssdm name="rend146"/></StgValue>
</operation>

<operation id="779" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:307 %rbegin35 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_53

]]></Node>
<StgValue><ssdm name="rbegin35"/></StgValue>
</operation>

<operation id="780" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:312 %rend144 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_53, i32 %rbegin35

]]></Node>
<StgValue><ssdm name="rend144"/></StgValue>
</operation>

<operation id="781" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:319 %rbegin36 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_52

]]></Node>
<StgValue><ssdm name="rbegin36"/></StgValue>
</operation>

<operation id="782" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:326 %rend142 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_52, i32 %rbegin36

]]></Node>
<StgValue><ssdm name="rend142"/></StgValue>
</operation>

<operation id="783" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:330 %rbegin38 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_51

]]></Node>
<StgValue><ssdm name="rbegin38"/></StgValue>
</operation>

<operation id="784" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:338 %rend136 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_51, i32 %rbegin38

]]></Node>
<StgValue><ssdm name="rend136"/></StgValue>
</operation>

<operation id="785" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:339 %rbegin39 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_50

]]></Node>
<StgValue><ssdm name="rbegin39"/></StgValue>
</operation>

<operation id="786" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:343 %rend134 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_50, i32 %rbegin39

]]></Node>
<StgValue><ssdm name="rend134"/></StgValue>
</operation>

<operation id="787" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:344 %rbegin40 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_59

]]></Node>
<StgValue><ssdm name="rbegin40"/></StgValue>
</operation>

<operation id="788" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:350 %rend132 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_59, i32 %rbegin40

]]></Node>
<StgValue><ssdm name="rend132"/></StgValue>
</operation>

<operation id="789" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:352 %rbegin42 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_58

]]></Node>
<StgValue><ssdm name="rbegin42"/></StgValue>
</operation>

<operation id="790" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:359 %rend128 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_58, i32 %rbegin42

]]></Node>
<StgValue><ssdm name="rend128"/></StgValue>
</operation>

<operation id="791" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:360 %rbegin44 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_57

]]></Node>
<StgValue><ssdm name="rbegin44"/></StgValue>
</operation>

<operation id="792" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:364 %rend126 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_57, i32 %rbegin44

]]></Node>
<StgValue><ssdm name="rend126"/></StgValue>
</operation>

<operation id="793" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:368 %rbegin46 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_65

]]></Node>
<StgValue><ssdm name="rbegin46"/></StgValue>
</operation>

<operation id="794" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:370 %rend120 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_65, i32 %rbegin46

]]></Node>
<StgValue><ssdm name="rend120"/></StgValue>
</operation>

<operation id="795" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:379 %rbegin48 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_30

]]></Node>
<StgValue><ssdm name="rbegin48"/></StgValue>
</operation>

<operation id="796" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:385 %rend110 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_30, i32 %rbegin48

]]></Node>
<StgValue><ssdm name="rend110"/></StgValue>
</operation>

<operation id="797" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:386 %rbegin50 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_64

]]></Node>
<StgValue><ssdm name="rbegin50"/></StgValue>
</operation>

<operation id="798" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:392 %rend108 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_64, i32 %rbegin50

]]></Node>
<StgValue><ssdm name="rend108"/></StgValue>
</operation>

<operation id="799" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:393 %rbegin52 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_37

]]></Node>
<StgValue><ssdm name="rbegin52"/></StgValue>
</operation>

<operation id="800" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:398 %rend106 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_37, i32 %rbegin52

]]></Node>
<StgValue><ssdm name="rend106"/></StgValue>
</operation>

<operation id="801" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:399 %rbegin54 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_49

]]></Node>
<StgValue><ssdm name="rbegin54"/></StgValue>
</operation>

<operation id="802" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:404 %rend104 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_49, i32 %rbegin54

]]></Node>
<StgValue><ssdm name="rend104"/></StgValue>
</operation>

<operation id="803" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:407 %rbegin56 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_48

]]></Node>
<StgValue><ssdm name="rbegin56"/></StgValue>
</operation>

<operation id="804" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:415 %rend102 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_48, i32 %rbegin56

]]></Node>
<StgValue><ssdm name="rend102"/></StgValue>
</operation>

<operation id="805" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:420 %rbegin58 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_47

]]></Node>
<StgValue><ssdm name="rbegin58"/></StgValue>
</operation>

<operation id="806" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:425 %rend100 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_47, i32 %rbegin58

]]></Node>
<StgValue><ssdm name="rend100"/></StgValue>
</operation>

<operation id="807" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:426 %rbegin60 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_46

]]></Node>
<StgValue><ssdm name="rbegin60"/></StgValue>
</operation>

<operation id="808" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:432 %rend98 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_46, i32 %rbegin60

]]></Node>
<StgValue><ssdm name="rend98"/></StgValue>
</operation>

<operation id="809" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:437 %rbegin62 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_31

]]></Node>
<StgValue><ssdm name="rbegin62"/></StgValue>
</operation>

<operation id="810" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:443 %rend92 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_31, i32 %rbegin62

]]></Node>
<StgValue><ssdm name="rend92"/></StgValue>
</operation>

<operation id="811" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:446 %rbegin64 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_20

]]></Node>
<StgValue><ssdm name="rbegin64"/></StgValue>
</operation>

<operation id="812" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:452 %rend90 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_20, i32 %rbegin64

]]></Node>
<StgValue><ssdm name="rend90"/></StgValue>
</operation>

<operation id="813" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:453 %rbegin65 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_19

]]></Node>
<StgValue><ssdm name="rbegin65"/></StgValue>
</operation>

<operation id="814" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:458 %rend88 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_19, i32 %rbegin65

]]></Node>
<StgValue><ssdm name="rend88"/></StgValue>
</operation>

<operation id="815" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:459 %rbegin66 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_29

]]></Node>
<StgValue><ssdm name="rbegin66"/></StgValue>
</operation>

<operation id="816" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:464 %rend86 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_29, i32 %rbegin66

]]></Node>
<StgValue><ssdm name="rend86"/></StgValue>
</operation>

<operation id="817" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:468 %rbegin67 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_6

]]></Node>
<StgValue><ssdm name="rbegin67"/></StgValue>
</operation>

<operation id="818" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:475 %rend84 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_6, i32 %rbegin67

]]></Node>
<StgValue><ssdm name="rend84"/></StgValue>
</operation>

<operation id="819" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:476 %rbegin68 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_28

]]></Node>
<StgValue><ssdm name="rbegin68"/></StgValue>
</operation>

<operation id="820" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:481 %rend82 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_28, i32 %rbegin68

]]></Node>
<StgValue><ssdm name="rend82"/></StgValue>
</operation>

<operation id="821" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:484 %rbegin70 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_62

]]></Node>
<StgValue><ssdm name="rbegin70"/></StgValue>
</operation>

<operation id="822" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:492 %rend80 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_62, i32 %rbegin70

]]></Node>
<StgValue><ssdm name="rend80"/></StgValue>
</operation>

<operation id="823" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:497 %rbegin72 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_3

]]></Node>
<StgValue><ssdm name="rbegin72"/></StgValue>
</operation>

<operation id="824" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:504 %rend78 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_3, i32 %rbegin72

]]></Node>
<StgValue><ssdm name="rend78"/></StgValue>
</operation>

<operation id="825" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:505 %rbegin74 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_34

]]></Node>
<StgValue><ssdm name="rbegin74"/></StgValue>
</operation>

<operation id="826" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:510 %rend76 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_34, i32 %rbegin74

]]></Node>
<StgValue><ssdm name="rend76"/></StgValue>
</operation>

<operation id="827" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:511 %rbegin73 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin73"/></StgValue>
</operation>

<operation id="828" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:517 %rend74 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin73

]]></Node>
<StgValue><ssdm name="rend74"/></StgValue>
</operation>

<operation id="829" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:520 %rbegin69 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_0

]]></Node>
<StgValue><ssdm name="rbegin69"/></StgValue>
</operation>

<operation id="830" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:526 %rend70 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_0, i32 %rbegin69

]]></Node>
<StgValue><ssdm name="rend70"/></StgValue>
</operation>

<operation id="831" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:535 %rbegin63 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_39

]]></Node>
<StgValue><ssdm name="rbegin63"/></StgValue>
</operation>

<operation id="832" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:542 %rend64 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_39, i32 %rbegin63

]]></Node>
<StgValue><ssdm name="rend64"/></StgValue>
</operation>

<operation id="833" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:543 %rbegin61 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_9

]]></Node>
<StgValue><ssdm name="rbegin61"/></StgValue>
</operation>

<operation id="834" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:549 %rend62 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_9, i32 %rbegin61

]]></Node>
<StgValue><ssdm name="rend62"/></StgValue>
</operation>

<operation id="835" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:550 %rbegin59 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_8

]]></Node>
<StgValue><ssdm name="rbegin59"/></StgValue>
</operation>

<operation id="836" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:555 %rend60 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_8, i32 %rbegin59

]]></Node>
<StgValue><ssdm name="rend60"/></StgValue>
</operation>

<operation id="837" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:556 %rbegin57 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_38

]]></Node>
<StgValue><ssdm name="rbegin57"/></StgValue>
</operation>

<operation id="838" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:561 %rend58 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_38, i32 %rbegin57

]]></Node>
<StgValue><ssdm name="rend58"/></StgValue>
</operation>

<operation id="839" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:563 %rbegin55 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin55"/></StgValue>
</operation>

<operation id="840" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:569 %rend56 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin55

]]></Node>
<StgValue><ssdm name="rend56"/></StgValue>
</operation>

<operation id="841" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:570 %rbegin53 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_15

]]></Node>
<StgValue><ssdm name="rbegin53"/></StgValue>
</operation>

<operation id="842" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:578 %rend54 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_15, i32 %rbegin53

]]></Node>
<StgValue><ssdm name="rend54"/></StgValue>
</operation>

<operation id="843" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:582 %rbegin51 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_17

]]></Node>
<StgValue><ssdm name="rbegin51"/></StgValue>
</operation>

<operation id="844" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:587 %rend52 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_17, i32 %rbegin51

]]></Node>
<StgValue><ssdm name="rend52"/></StgValue>
</operation>

<operation id="845" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:588 %rbegin47 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_35

]]></Node>
<StgValue><ssdm name="rbegin47"/></StgValue>
</operation>

<operation id="846" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:594 %rend48 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_35, i32 %rbegin47

]]></Node>
<StgValue><ssdm name="rend48"/></StgValue>
</operation>

<operation id="847" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:595 %rbegin45 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12

]]></Node>
<StgValue><ssdm name="rbegin45"/></StgValue>
</operation>

<operation id="848" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:600 %rend46 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin45

]]></Node>
<StgValue><ssdm name="rend46"/></StgValue>
</operation>

<operation id="849" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:601 %rbegin43 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_22

]]></Node>
<StgValue><ssdm name="rbegin43"/></StgValue>
</operation>

<operation id="850" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:605 %rend44 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_22, i32 %rbegin43

]]></Node>
<StgValue><ssdm name="rend44"/></StgValue>
</operation>

<operation id="851" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:611 %rbegin41 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_32

]]></Node>
<StgValue><ssdm name="rbegin41"/></StgValue>
</operation>

<operation id="852" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:618 %rend42 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_32, i32 %rbegin41

]]></Node>
<StgValue><ssdm name="rend42"/></StgValue>
</operation>

<operation id="853" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:623 %rbegin37 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty

]]></Node>
<StgValue><ssdm name="rbegin37"/></StgValue>
</operation>

<operation id="854" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:628 %rend38 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin37

]]></Node>
<StgValue><ssdm name="rend38"/></StgValue>
</operation>

<operation id="855" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:633 %rbegin31 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_42

]]></Node>
<StgValue><ssdm name="rbegin31"/></StgValue>
</operation>

<operation id="856" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:639 %rend32 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_42, i32 %rbegin31

]]></Node>
<StgValue><ssdm name="rend32"/></StgValue>
</operation>

<operation id="857" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:640 %rbegin29 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_7

]]></Node>
<StgValue><ssdm name="rbegin29"/></StgValue>
</operation>

<operation id="858" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:646 %rend30 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_7, i32 %rbegin29

]]></Node>
<StgValue><ssdm name="rend30"/></StgValue>
</operation>

<operation id="859" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:658 %rbegin23 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_27

]]></Node>
<StgValue><ssdm name="rbegin23"/></StgValue>
</operation>

<operation id="860" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:664 %rend24 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_27, i32 %rbegin23

]]></Node>
<StgValue><ssdm name="rend24"/></StgValue>
</operation>

<operation id="861" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:665 %rbegin21 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_4

]]></Node>
<StgValue><ssdm name="rbegin21"/></StgValue>
</operation>

<operation id="862" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:669 %rend22 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_4, i32 %rbegin21

]]></Node>
<StgValue><ssdm name="rend22"/></StgValue>
</operation>

<operation id="863" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:670 %rbegin19 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin19"/></StgValue>
</operation>

<operation id="864" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:677 %rend20 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin19

]]></Node>
<StgValue><ssdm name="rend20"/></StgValue>
</operation>

<operation id="865" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:678 %rbegin17 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_24

]]></Node>
<StgValue><ssdm name="rbegin17"/></StgValue>
</operation>

<operation id="866" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:682 %rend18 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_24, i32 %rbegin17

]]></Node>
<StgValue><ssdm name="rend18"/></StgValue>
</operation>

<operation id="867" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:686 %rbegin15 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_1

]]></Node>
<StgValue><ssdm name="rbegin15"/></StgValue>
</operation>

<operation id="868" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:695 %rend16 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_1, i32 %rbegin15

]]></Node>
<StgValue><ssdm name="rend16"/></StgValue>
</operation>

<operation id="869" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:696 %rbegin13 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_11

]]></Node>
<StgValue><ssdm name="rbegin13"/></StgValue>
</operation>

<operation id="870" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:700 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_11, i32 %rbegin13

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="871" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:706 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_18

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="872" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:712 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_18, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="873" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:713 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_63

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="874" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:718 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_63, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="875" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:720 %rbegin75 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin75"/></StgValue>
</operation>

<operation id="876" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:726 %rend182 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin75

]]></Node>
<StgValue><ssdm name="rend182"/></StgValue>
</operation>

<operation id="877" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:727 %rbegin76 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_16

]]></Node>
<StgValue><ssdm name="rbegin76"/></StgValue>
</operation>

<operation id="878" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:732 %rend160 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_16, i32 %rbegin76

]]></Node>
<StgValue><ssdm name="rend160"/></StgValue>
</operation>

<operation id="879" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:736 %rbegin77 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin77"/></StgValue>
</operation>

<operation id="880" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:741 %rend138 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin77

]]></Node>
<StgValue><ssdm name="rend138"/></StgValue>
</operation>

<operation id="881" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:742 %rbegin78 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_5

]]></Node>
<StgValue><ssdm name="rbegin78"/></StgValue>
</operation>

<operation id="882" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:750 %rend116 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_5, i32 %rbegin78

]]></Node>
<StgValue><ssdm name="rend116"/></StgValue>
</operation>

<operation id="883" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:751 %rbegin79 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_36

]]></Node>
<StgValue><ssdm name="rbegin79"/></StgValue>
</operation>

<operation id="884" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:757 %rend94 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_36, i32 %rbegin79

]]></Node>
<StgValue><ssdm name="rend94"/></StgValue>
</operation>

<operation id="885" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:761 %rbegin71 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_61

]]></Node>
<StgValue><ssdm name="rbegin71"/></StgValue>
</operation>

<operation id="886" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:764 %rend72 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_61, i32 %rbegin71

]]></Node>
<StgValue><ssdm name="rend72"/></StgValue>
</operation>

<operation id="887" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:765 %rbegin49 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin49"/></StgValue>
</operation>

<operation id="888" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:768 %rend50 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin49

]]></Node>
<StgValue><ssdm name="rend50"/></StgValue>
</operation>

<operation id="889" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:769 %rbegin27 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_2

]]></Node>
<StgValue><ssdm name="rbegin27"/></StgValue>
</operation>

<operation id="890" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:775 %rend28 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_2, i32 %rbegin27

]]></Node>
<StgValue><ssdm name="rend28"/></StgValue>
</operation>

<operation id="891" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:776 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_33

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="892" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:780 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_33, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="893" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.entry.99:781 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_10

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="894" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.entry.99:786 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_10, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="895" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:791 %m169 = add i7 %trunc_ln357, i7 %trunc_ln357_1

]]></Node>
<StgValue><ssdm name="m169"/></StgValue>
</operation>

<operation id="896" st_id="48" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:793 %m170 = mul i14 %mul_ln358, i14 %sext_ln358_1

]]></Node>
<StgValue><ssdm name="m170"/></StgValue>
</operation>

<operation id="897" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="16" op_0_bw="7">
<![CDATA[
fpga_resource_hint.entry.99:833 %sext_ln380 = sext i7 %m169

]]></Node>
<StgValue><ssdm name="sext_ln380"/></StgValue>
</operation>

<operation id="898" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:834 %write_ln380 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_20, i16 %sext_ln380

]]></Node>
<StgValue><ssdm name="write_ln380"/></StgValue>
</operation>

<operation id="899" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="16" op_0_bw="14">
<![CDATA[
fpga_resource_hint.entry.99:835 %sext_ln381 = sext i14 %m170

]]></Node>
<StgValue><ssdm name="sext_ln381"/></StgValue>
</operation>

<operation id="900" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
fpga_resource_hint.entry.99:836 %write_ln381 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %out_data_21, i16 %sext_ln381

]]></Node>
<StgValue><ssdm name="write_ln381"/></StgValue>
</operation>

<operation id="901" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0">
<![CDATA[
fpga_resource_hint.entry.99:837 %ret_ln384 = ret

]]></Node>
<StgValue><ssdm name="ret_ln384"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="949" name="in_data_0" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_0"/></StgValue>
</port>
<port id="950" name="in_data_1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_1"/></StgValue>
</port>
<port id="951" name="in_data_2" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_2"/></StgValue>
</port>
<port id="952" name="in_data_3" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_3"/></StgValue>
</port>
<port id="953" name="in_data_4" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_4"/></StgValue>
</port>
<port id="954" name="in_data_5" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_5"/></StgValue>
</port>
<port id="955" name="in_data_6" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_6"/></StgValue>
</port>
<port id="956" name="in_data_7" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_7"/></StgValue>
</port>
<port id="957" name="in_data_8" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in_data_8"/></StgValue>
</port>
<port id="958" name="out_data_0" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_0"/></StgValue>
</port>
<port id="959" name="out_data_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_1"/></StgValue>
</port>
<port id="960" name="out_data_2" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_2"/></StgValue>
</port>
<port id="961" name="out_data_3" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_3"/></StgValue>
</port>
<port id="962" name="out_data_4" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_4"/></StgValue>
</port>
<port id="963" name="out_data_5" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_5"/></StgValue>
</port>
<port id="964" name="out_data_6" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_6"/></StgValue>
</port>
<port id="965" name="out_data_7" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_7"/></StgValue>
</port>
<port id="966" name="out_data_8" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_8"/></StgValue>
</port>
<port id="967" name="out_data_9" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_9"/></StgValue>
</port>
<port id="968" name="out_data_10" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_10"/></StgValue>
</port>
<port id="969" name="out_data_11" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_11"/></StgValue>
</port>
<port id="970" name="out_data_12" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_12"/></StgValue>
</port>
<port id="971" name="out_data_13" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_13"/></StgValue>
</port>
<port id="972" name="out_data_14" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_14"/></StgValue>
</port>
<port id="973" name="out_data_15" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_15"/></StgValue>
</port>
<port id="974" name="out_data_16" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_16"/></StgValue>
</port>
<port id="975" name="out_data_17" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_17"/></StgValue>
</port>
<port id="976" name="out_data_18" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_18"/></StgValue>
</port>
<port id="977" name="out_data_19" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_19"/></StgValue>
</port>
<port id="978" name="out_data_20" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_20"/></StgValue>
</port>
<port id="979" name="out_data_21" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="out_data_21"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="981" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_6_read" fromId="980" toId="49">
</dataflow>
<dataflow id="982" from="in_data_6" to="in_data_6_read" fromId="955" toId="49">
</dataflow>
<dataflow id="983" from="in_data_6_read" to="in7" fromId="49" toId="50">
</dataflow>
<dataflow id="984" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_8_read" fromId="980" toId="51">
</dataflow>
<dataflow id="985" from="in_data_8" to="in_data_8_read" fromId="957" toId="51">
</dataflow>
<dataflow id="986" from="in_data_8_read" to="in9" fromId="51" toId="52">
</dataflow>
<dataflow id="987" from="in9" to="sext_ln200_1" fromId="52" toId="53">
</dataflow>
<dataflow id="988" from="in7" to="sext_ln200_2" fromId="50" toId="54">
</dataflow>
<dataflow id="989" from="sext_ln200_1" to="mul_ln200" fromId="53" toId="55">
</dataflow>
<dataflow id="990" from="sext_ln200_2" to="mul_ln200" fromId="54" toId="55">
</dataflow>
<dataflow id="992" from="_ssdm_op_SpecFUCore" to="specfucore_ln3" fromId="991" toId="56">
</dataflow>
<dataflow id="993" from="mul_ln200" to="specfucore_ln3" fromId="55" toId="56">
</dataflow>
<dataflow id="995" from="StgValue_994" to="specfucore_ln3" fromId="994" toId="56">
</dataflow>
<dataflow id="997" from="StgValue_996" to="specfucore_ln3" fromId="996" toId="56">
</dataflow>
<dataflow id="999" from="StgValue_998" to="specfucore_ln3" fromId="998" toId="56">
</dataflow>
<dataflow id="1000" from="mul_ln200" to="m12" fromId="55" toId="57">
</dataflow>
<dataflow id="1001" from="mul_ln200" to="trunc_ln201_1" fromId="55" toId="58">
</dataflow>
<dataflow id="1002" from="mul_ln200" to="trunc_ln203" fromId="55" toId="59">
</dataflow>
<dataflow id="1003" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_7_read" fromId="980" toId="60">
</dataflow>
<dataflow id="1004" from="in_data_7" to="in_data_7_read" fromId="956" toId="60">
</dataflow>
<dataflow id="1005" from="in_data_7_read" to="trunc_ln198" fromId="60" toId="61">
</dataflow>
<dataflow id="1006" from="in_data_7_read" to="trunc_ln199" fromId="60" toId="62">
</dataflow>
<dataflow id="1007" from="in9" to="sext_ln200" fromId="52" toId="63">
</dataflow>
<dataflow id="1008" from="in_data_7_read" to="trunc_ln201" fromId="60" toId="64">
</dataflow>
<dataflow id="1009" from="trunc_ln201_1" to="m13" fromId="58" toId="65">
</dataflow>
<dataflow id="1010" from="trunc_ln201" to="m13" fromId="64" toId="65">
</dataflow>
<dataflow id="1011" from="m12" to="sext_ln203" fromId="57" toId="66">
</dataflow>
<dataflow id="1012" from="sext_ln203" to="mul_ln203" fromId="66" toId="67">
</dataflow>
<dataflow id="1013" from="sext_ln200" to="mul_ln203" fromId="63" toId="67">
</dataflow>
<dataflow id="1014" from="_ssdm_op_SpecFUCore" to="specfucore_ln6" fromId="991" toId="68">
</dataflow>
<dataflow id="1015" from="mul_ln203" to="specfucore_ln6" fromId="67" toId="68">
</dataflow>
<dataflow id="1016" from="StgValue_994" to="specfucore_ln6" fromId="994" toId="68">
</dataflow>
<dataflow id="1017" from="StgValue_996" to="specfucore_ln6" fromId="996" toId="68">
</dataflow>
<dataflow id="1018" from="StgValue_998" to="specfucore_ln6" fromId="998" toId="68">
</dataflow>
<dataflow id="1019" from="mul_ln203" to="m15" fromId="67" toId="69">
</dataflow>
<dataflow id="1020" from="mul_ln203" to="trunc_ln210" fromId="67" toId="70">
</dataflow>
<dataflow id="1021" from="m13" to="trunc_ln210_1" fromId="65" toId="71">
</dataflow>
<dataflow id="1022" from="mul_ln203" to="trunc_ln216" fromId="67" toId="72">
</dataflow>
<dataflow id="1023" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_4_read" fromId="980" toId="73">
</dataflow>
<dataflow id="1024" from="in_data_4" to="in_data_4_read" fromId="953" toId="73">
</dataflow>
<dataflow id="1025" from="in_data_4_read" to="in5" fromId="73" toId="74">
</dataflow>
<dataflow id="1026" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_5_read" fromId="980" toId="75">
</dataflow>
<dataflow id="1027" from="in_data_5" to="in_data_5_read" fromId="954" toId="75">
</dataflow>
<dataflow id="1028" from="in_data_5_read" to="in6" fromId="75" toId="76">
</dataflow>
<dataflow id="1029" from="in5" to="sext_ln199" fromId="74" toId="77">
</dataflow>
<dataflow id="1030" from="trunc_ln199" to="m11" fromId="62" toId="78">
</dataflow>
<dataflow id="1031" from="sext_ln199" to="m11" fromId="77" toId="78">
</dataflow>
<dataflow id="1032" from="m11" to="m14" fromId="78" toId="79">
</dataflow>
<dataflow id="1033" from="in6" to="m14" fromId="76" toId="79">
</dataflow>
<dataflow id="1034" from="trunc_ln203" to="zext_ln203" fromId="59" toId="80">
</dataflow>
<dataflow id="1035" from="m13" to="zext_ln204" fromId="65" toId="81">
</dataflow>
<dataflow id="1036" from="zext_ln203" to="mul_ln204" fromId="80" toId="82">
</dataflow>
<dataflow id="1037" from="zext_ln204" to="mul_ln204" fromId="81" toId="82">
</dataflow>
<dataflow id="1038" from="mul_ln204" to="m16" fromId="82" toId="83">
</dataflow>
<dataflow id="1039" from="_ssdm_op_SpecFUCore" to="specfucore_ln7" fromId="991" toId="84">
</dataflow>
<dataflow id="1040" from="mul_ln204" to="specfucore_ln7" fromId="82" toId="84">
</dataflow>
<dataflow id="1041" from="StgValue_994" to="specfucore_ln7" fromId="994" toId="84">
</dataflow>
<dataflow id="1042" from="StgValue_996" to="specfucore_ln7" fromId="996" toId="84">
</dataflow>
<dataflow id="1043" from="StgValue_998" to="specfucore_ln7" fromId="998" toId="84">
</dataflow>
<dataflow id="1044" from="m11" to="trunc_ln206" fromId="78" toId="85">
</dataflow>
<dataflow id="1045" from="trunc_ln210" to="m22" fromId="70" toId="86">
</dataflow>
<dataflow id="1046" from="trunc_ln210_1" to="m22" fromId="71" toId="86">
</dataflow>
<dataflow id="1047" from="m14" to="sext_ln360" fromId="79" toId="87">
</dataflow>
<dataflow id="1049" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln360" fromId="1048" toId="88">
</dataflow>
<dataflow id="1050" from="out_data_0" to="write_ln360" fromId="958" toId="88">
</dataflow>
<dataflow id="1051" from="sext_ln360" to="write_ln360" fromId="87" toId="88">
</dataflow>
<dataflow id="1052" from="m22" to="sext_ln361" fromId="86" toId="89">
</dataflow>
<dataflow id="1053" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln361" fromId="1048" toId="90">
</dataflow>
<dataflow id="1054" from="out_data_1" to="write_ln361" fromId="959" toId="90">
</dataflow>
<dataflow id="1055" from="sext_ln361" to="write_ln361" fromId="89" toId="90">
</dataflow>
<dataflow id="1056" from="_ssdm_op_Read.ap_auto.i16P0A" to="in_data_1_read" fromId="980" toId="91">
</dataflow>
<dataflow id="1057" from="in_data_1" to="in_data_1_read" fromId="950" toId="91">
</dataflow>
<dataflow id="1058" from="in_data_1_read" to="in2" fromId="91" toId="92">
</dataflow>
<dataflow id="1059" from="in2" to="sext_ln198" fromId="92" toId="93">
</dataflow>
<dataflow id="1060" from="trunc_ln198" to="m10" fromId="61" toId="94">
</dataflow>
<dataflow id="1061" from="sext_ln198" to="m10" fromId="93" toId="94">
</dataflow>
<dataflow id="1062" from="m16" to="sext_ln205_2" fromId="83" toId="95">
</dataflow>
<dataflow id="1063" from="m13" to="sext_ln206" fromId="65" toId="96">
</dataflow>
<dataflow id="1064" from="trunc_ln206" to="m18" fromId="85" toId="97">
</dataflow>
<dataflow id="1065" from="sext_ln206" to="m18" fromId="96" toId="97">
</dataflow>
<dataflow id="1066" from="m11" to="zext_ln207" fromId="78" toId="98">
</dataflow>
<dataflow id="1067" from="zext_ln207" to="mul_ln207" fromId="98" toId="99">
</dataflow>
<dataflow id="1068" from="sext_ln205_2" to="mul_ln207" fromId="95" toId="99">
</dataflow>
<dataflow id="1069" from="mul_ln207" to="m19" fromId="99" toId="100">
</dataflow>
<dataflow id="1070" from="_ssdm_op_SpecFUCore" to="specfucore_ln10" fromId="991" toId="101">
</dataflow>
<dataflow id="1071" from="mul_ln207" to="specfucore_ln10" fromId="99" toId="101">
</dataflow>
<dataflow id="1072" from="StgValue_994" to="specfucore_ln10" fromId="994" toId="101">
</dataflow>
<dataflow id="1073" from="StgValue_996" to="specfucore_ln10" fromId="996" toId="101">
</dataflow>
<dataflow id="1074" from="StgValue_998" to="specfucore_ln10" fromId="998" toId="101">
</dataflow>
<dataflow id="1075" from="m18" to="trunc_ln216_1" fromId="97" toId="102">
</dataflow>
<dataflow id="1076" from="trunc_ln216_1" to="mul_ln216" fromId="102" toId="103">
</dataflow>
<dataflow id="1077" from="trunc_ln216" to="mul_ln216" fromId="72" toId="103">
</dataflow>
<dataflow id="1078" from="mul_ln207" to="trunc_ln216_2" fromId="99" toId="104">
</dataflow>
<dataflow id="1079" from="m10" to="sext_ln205_1" fromId="94" toId="105">
</dataflow>
<dataflow id="1080" from="m16" to="sext_ln205_3" fromId="83" toId="106">
</dataflow>
<dataflow id="1081" from="sext_ln205_1" to="mul_ln205" fromId="105" toId="107">
</dataflow>
<dataflow id="1082" from="sext_ln205_3" to="mul_ln205" fromId="106" toId="107">
</dataflow>
<dataflow id="1083" from="_ssdm_op_SpecFUCore" to="specfucore_ln8" fromId="991" toId="108">
</dataflow>
<dataflow id="1084" from="mul_ln205" to="specfucore_ln8" fromId="107" toId="108">
</dataflow>
<dataflow id="1085" from="StgValue_994" to="specfucore_ln8" fromId="994" toId="108">
</dataflow>
<dataflow id="1086" from="StgValue_996" to="specfucore_ln8" fromId="996" toId="108">
</dataflow>
<dataflow id="1087" from="StgValue_998" to="specfucore_ln8" fromId="998" toId="108">
</dataflow>
<dataflow id="1088" from="mul_ln205" to="m17" fromId="107" toId="109">
</dataflow>
<dataflow id="1089" from="m19" to="zext_ln208" fromId="100" toId="110">
</dataflow>
<dataflow id="1090" from="m15" to="zext_ln208_1" fromId="69" toId="111">
</dataflow>
<dataflow id="1091" from="zext_ln208" to="mul_ln208" fromId="110" toId="112">
</dataflow>
<dataflow id="1092" from="zext_ln208_1" to="mul_ln208" fromId="111" toId="112">
</dataflow>
<dataflow id="1093" from="mul_ln208" to="m20" fromId="112" toId="113">
</dataflow>
<dataflow id="1094" from="_ssdm_op_SpecFUCore" to="specfucore_ln11" fromId="991" toId="114">
</dataflow>
<dataflow id="1095" from="mul_ln208" to="specfucore_ln11" fromId="112" toId="114">
</dataflow>
<dataflow id="1096" from="StgValue_994" to="specfucore_ln11" fromId="994" toId="114">
</dataflow>
<dataflow id="1097" from="StgValue_996" to="specfucore_ln11" fromId="996" toId="114">
</dataflow>
<dataflow id="1098" from="StgValue_998" to="specfucore_ln11" fromId="998" toId="114">
</dataflow>
<dataflow id="1099" from="mul_ln208" to="trunc_ln209" fromId="112" toId="115">
</dataflow>
<dataflow id="1100" from="trunc_ln216_1" to="mul_ln216" fromId="102" toId="116">
</dataflow>
<dataflow id="1101" from="trunc_ln216" to="mul_ln216" fromId="72" toId="116">
</dataflow>
<dataflow id="1102" from="mul_ln205" to="trunc_ln214" fromId="107" toId="117">
</dataflow>
<dataflow id="1103" from="trunc_ln209" to="m21" fromId="115" toId="118">
</dataflow>
<dataflow id="1104" from="m17" to="m21" fromId="109" toId="118">
</dataflow>
<dataflow id="1105" from="trunc_ln216_1" to="mul_ln216" fromId="102" toId="119">
</dataflow>
<dataflow id="1106" from="trunc_ln216" to="mul_ln216" fromId="72" toId="119">
</dataflow>
<dataflow id="1107" from="m20" to="sext_ln214" fromId="113" toId="120">
</dataflow>
<dataflow id="1108" from="trunc_ln214" to="m26" fromId="117" toId="121">
</dataflow>
<dataflow id="1109" from="sext_ln214" to="m26" fromId="120" toId="121">
</dataflow>
<dataflow id="1110" from="trunc_ln216_2" to="m28" fromId="104" toId="122">
</dataflow>
<dataflow id="1111" from="mul_ln216" to="m28" fromId="119" toId="122">
</dataflow>
<dataflow id="1112" from="m16" to="sext_ln205" fromId="83" toId="123">
</dataflow>
<dataflow id="1113" from="m18" to="add_ln212" fromId="97" toId="124">
</dataflow>
<dataflow id="1114" from="sext_ln205" to="add_ln212" fromId="123" toId="124">
</dataflow>
<dataflow id="1115" from="m21" to="zext_ln213" fromId="118" toId="125">
</dataflow>
<dataflow id="1116" from="m17" to="zext_ln213_1" fromId="109" toId="126">
</dataflow>
<dataflow id="1117" from="zext_ln213_1" to="mul_ln213" fromId="126" toId="127">
</dataflow>
<dataflow id="1118" from="zext_ln213" to="mul_ln213" fromId="125" toId="127">
</dataflow>
<dataflow id="1119" from="mul_ln213" to="trunc_ln218" fromId="127" toId="128">
</dataflow>
<dataflow id="1120" from="_ssdm_op_SpecFUCore" to="specfucore_ln16" fromId="991" toId="129">
</dataflow>
<dataflow id="1121" from="mul_ln213" to="specfucore_ln16" fromId="127" toId="129">
</dataflow>
<dataflow id="1122" from="StgValue_994" to="specfucore_ln16" fromId="994" toId="129">
</dataflow>
<dataflow id="1123" from="StgValue_996" to="specfucore_ln16" fromId="996" toId="129">
</dataflow>
<dataflow id="1124" from="StgValue_998" to="specfucore_ln16" fromId="998" toId="129">
</dataflow>
<dataflow id="1125" from="mul_ln213" to="m25" fromId="127" toId="130">
</dataflow>
<dataflow id="1126" from="trunc_ln216_2" to="m28" fromId="104" toId="131">
</dataflow>
<dataflow id="1127" from="mul_ln216" to="m28" fromId="119" toId="131">
</dataflow>
<dataflow id="1128" from="m28" to="trunc_ln217_1" fromId="131" toId="132">
</dataflow>
<dataflow id="1129" from="add_ln212" to="trunc_ln220" fromId="124" toId="133">
</dataflow>
<dataflow id="1130" from="mul_ln213" to="trunc_ln220_1" fromId="127" toId="134">
</dataflow>
<dataflow id="1131" from="m26" to="sext_ln215" fromId="121" toId="135">
</dataflow>
<dataflow id="1132" from="add_ln212" to="zext_ln215" fromId="124" toId="136">
</dataflow>
<dataflow id="1133" from="zext_ln215" to="mul_ln215" fromId="136" toId="137">
</dataflow>
<dataflow id="1134" from="sext_ln215" to="mul_ln215" fromId="135" toId="137">
</dataflow>
<dataflow id="1135" from="mul_ln215" to="m27" fromId="137" toId="138">
</dataflow>
<dataflow id="1136" from="_ssdm_op_SpecFUCore" to="specfucore_ln18" fromId="991" toId="139">
</dataflow>
<dataflow id="1137" from="mul_ln215" to="specfucore_ln18" fromId="137" toId="139">
</dataflow>
<dataflow id="1138" from="StgValue_994" to="specfucore_ln18" fromId="994" toId="139">
</dataflow>
<dataflow id="1139" from="StgValue_996" to="specfucore_ln18" fromId="996" toId="139">
</dataflow>
<dataflow id="1140" from="StgValue_998" to="specfucore_ln18" fromId="998" toId="139">
</dataflow>
<dataflow id="1141" from="mul_ln215" to="trunc_ln217" fromId="137" toId="140">
</dataflow>
<dataflow id="1142" from="trunc_ln218" to="m30" fromId="128" toId="141">
</dataflow>
<dataflow id="1143" from="m21" to="m30" fromId="118" toId="141">
</dataflow>
<dataflow id="1144" from="trunc_ln220_1" to="m32" fromId="134" toId="142">
</dataflow>
<dataflow id="1145" from="trunc_ln220" to="m32" fromId="133" toId="142">
</dataflow>
<dataflow id="1146" from="m26" to="sext_ln223" fromId="121" toId="143">
</dataflow>
<dataflow id="1147" from="m28" to="sext_ln223_1" fromId="131" toId="144">
</dataflow>
<dataflow id="1148" from="sext_ln223" to="m35" fromId="143" toId="145">
</dataflow>
<dataflow id="1149" from="sext_ln223_1" to="m35" fromId="144" toId="145">
</dataflow>
<dataflow id="1150" from="m30" to="sext_ln362" fromId="141" toId="146">
</dataflow>
<dataflow id="1151" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln362" fromId="1048" toId="147">
</dataflow>
<dataflow id="1152" from="out_data_2" to="write_ln362" fromId="960" toId="147">
</dataflow>
<dataflow id="1153" from="sext_ln362" to="write_ln362" fromId="146" toId="147">
</dataflow>
<dataflow id="1154" from="trunc_ln217" to="m29" fromId="140" toId="148">
</dataflow>
<dataflow id="1155" from="trunc_ln217_1" to="m29" fromId="132" toId="148">
</dataflow>
<dataflow id="1156" from="m29" to="m31" fromId="148" toId="149">
</dataflow>
<dataflow id="1157" from="trunc_ln217" to="m31" fromId="140" toId="149">
</dataflow>
<dataflow id="1158" from="m32" to="zext_ln221" fromId="142" toId="150">
</dataflow>
<dataflow id="1159" from="m25" to="zext_ln221_1" fromId="130" toId="151">
</dataflow>
<dataflow id="1160" from="zext_ln221_1" to="mul_ln221" fromId="151" toId="152">
</dataflow>
<dataflow id="1161" from="zext_ln221" to="mul_ln221" fromId="150" toId="152">
</dataflow>
<dataflow id="1162" from="mul_ln221" to="trunc_ln228" fromId="152" toId="153">
</dataflow>
<dataflow id="1163" from="_ssdm_op_SpecFUCore" to="specfucore_ln24" fromId="991" toId="154">
</dataflow>
<dataflow id="1164" from="mul_ln221" to="specfucore_ln24" fromId="152" toId="154">
</dataflow>
<dataflow id="1165" from="StgValue_994" to="specfucore_ln24" fromId="994" toId="154">
</dataflow>
<dataflow id="1166" from="StgValue_996" to="specfucore_ln24" fromId="996" toId="154">
</dataflow>
<dataflow id="1167" from="StgValue_998" to="specfucore_ln24" fromId="998" toId="154">
</dataflow>
<dataflow id="1168" from="mul_ln221" to="m33" fromId="152" toId="155">
</dataflow>
<dataflow id="1169" from="sext_ln223" to="m35" fromId="143" toId="156">
</dataflow>
<dataflow id="1170" from="sext_ln223_1" to="m35" fromId="144" toId="156">
</dataflow>
<dataflow id="1171" from="m27" to="sext_ln224" fromId="138" toId="157">
</dataflow>
<dataflow id="1172" from="m32" to="sext_ln224_1" fromId="142" toId="158">
</dataflow>
<dataflow id="1173" from="sext_ln224" to="m36" fromId="157" toId="159">
</dataflow>
<dataflow id="1174" from="sext_ln224_1" to="m36" fromId="158" toId="159">
</dataflow>
<dataflow id="1175" from="m29" to="trunc_ln225" fromId="148" toId="160">
</dataflow>
<dataflow id="1176" from="m36" to="trunc_ln225_1" fromId="159" toId="161">
</dataflow>
<dataflow id="1177" from="trunc_ln225_1" to="m37" fromId="161" toId="162">
</dataflow>
<dataflow id="1178" from="trunc_ln225" to="m37" fromId="160" toId="162">
</dataflow>
<dataflow id="1179" from="m36" to="trunc_ln230" fromId="159" toId="163">
</dataflow>
<dataflow id="1180" from="m31" to="zext_ln222" fromId="149" toId="164">
</dataflow>
<dataflow id="1181" from="m29" to="zext_ln222_1" fromId="148" toId="165">
</dataflow>
<dataflow id="1182" from="zext_ln222_1" to="mul_ln222" fromId="165" toId="166">
</dataflow>
<dataflow id="1183" from="zext_ln222" to="mul_ln222" fromId="164" toId="166">
</dataflow>
<dataflow id="1184" from="mul_ln222" to="trunc_ln228_1" fromId="166" toId="167">
</dataflow>
<dataflow id="1185" from="_ssdm_op_SpecFUCore" to="specfucore_ln25" fromId="991" toId="168">
</dataflow>
<dataflow id="1186" from="mul_ln222" to="specfucore_ln25" fromId="166" toId="168">
</dataflow>
<dataflow id="1187" from="StgValue_994" to="specfucore_ln25" fromId="994" toId="168">
</dataflow>
<dataflow id="1188" from="StgValue_996" to="specfucore_ln25" fromId="996" toId="168">
</dataflow>
<dataflow id="1189" from="StgValue_998" to="specfucore_ln25" fromId="998" toId="168">
</dataflow>
<dataflow id="1190" from="sext_ln223" to="m35" fromId="143" toId="169">
</dataflow>
<dataflow id="1191" from="sext_ln223_1" to="m35" fromId="144" toId="169">
</dataflow>
<dataflow id="1192" from="m32" to="zext_ln226" fromId="142" toId="170">
</dataflow>
<dataflow id="1193" from="m31" to="zext_ln226_1" fromId="149" toId="171">
</dataflow>
<dataflow id="1194" from="zext_ln226_1" to="mul_ln226" fromId="171" toId="172">
</dataflow>
<dataflow id="1195" from="zext_ln226" to="mul_ln226" fromId="170" toId="172">
</dataflow>
<dataflow id="1196" from="mul_ln226" to="m38" fromId="172" toId="173">
</dataflow>
<dataflow id="1197" from="_ssdm_op_SpecFUCore" to="specfucore_ln29" fromId="991" toId="174">
</dataflow>
<dataflow id="1198" from="mul_ln226" to="specfucore_ln29" fromId="172" toId="174">
</dataflow>
<dataflow id="1199" from="StgValue_994" to="specfucore_ln29" fromId="994" toId="174">
</dataflow>
<dataflow id="1200" from="StgValue_996" to="specfucore_ln29" fromId="996" toId="174">
</dataflow>
<dataflow id="1201" from="StgValue_998" to="specfucore_ln29" fromId="998" toId="174">
</dataflow>
<dataflow id="1202" from="m33" to="zext_ln227" fromId="155" toId="175">
</dataflow>
<dataflow id="1203" from="m37" to="zext_ln227_1" fromId="162" toId="176">
</dataflow>
<dataflow id="1204" from="zext_ln227_1" to="mul_ln227" fromId="176" toId="177">
</dataflow>
<dataflow id="1205" from="zext_ln227" to="mul_ln227" fromId="175" toId="177">
</dataflow>
<dataflow id="1206" from="mul_ln227" to="trunc_ln229" fromId="177" toId="178">
</dataflow>
<dataflow id="1207" from="_ssdm_op_SpecFUCore" to="specfucore_ln30" fromId="991" toId="179">
</dataflow>
<dataflow id="1208" from="mul_ln227" to="specfucore_ln30" fromId="177" toId="179">
</dataflow>
<dataflow id="1209" from="StgValue_994" to="specfucore_ln30" fromId="994" toId="179">
</dataflow>
<dataflow id="1210" from="StgValue_996" to="specfucore_ln30" fromId="996" toId="179">
</dataflow>
<dataflow id="1211" from="StgValue_998" to="specfucore_ln30" fromId="998" toId="179">
</dataflow>
<dataflow id="1212" from="trunc_ln228_1" to="m40" fromId="167" toId="180">
</dataflow>
<dataflow id="1213" from="trunc_ln228" to="m40" fromId="153" toId="180">
</dataflow>
<dataflow id="1214" from="mul_ln226" to="trunc_ln229_1" fromId="172" toId="181">
</dataflow>
<dataflow id="1215" from="trunc_ln229" to="m41" fromId="178" toId="182">
</dataflow>
<dataflow id="1216" from="trunc_ln229_1" to="m41" fromId="181" toId="182">
</dataflow>
<dataflow id="1217" from="trunc_ln230" to="m42" fromId="163" toId="183">
</dataflow>
<dataflow id="1218" from="m35" to="m42" fromId="169" toId="183">
</dataflow>
<dataflow id="1219" from="trunc_ln230" to="m42" fromId="163" toId="184">
</dataflow>
<dataflow id="1220" from="m35" to="m42" fromId="169" toId="184">
</dataflow>
<dataflow id="1221" from="m42" to="trunc_ln231" fromId="184" toId="185">
</dataflow>
<dataflow id="1222" from="m41" to="sext_ln231" fromId="182" toId="186">
</dataflow>
<dataflow id="1223" from="trunc_ln231" to="m43" fromId="185" toId="187">
</dataflow>
<dataflow id="1224" from="sext_ln231" to="m43" fromId="186" toId="187">
</dataflow>
<dataflow id="1225" from="m43" to="trunc_ln233" fromId="187" toId="188">
</dataflow>
<dataflow id="1226" from="m43" to="trunc_ln236" fromId="187" toId="189">
</dataflow>
<dataflow id="1227" from="m42" to="trunc_ln236_1" fromId="184" toId="190">
</dataflow>
<dataflow id="1228" from="m42" to="trunc_ln238" fromId="184" toId="191">
</dataflow>
<dataflow id="1229" from="m42" to="sext_ln232" fromId="184" toId="192">
</dataflow>
<dataflow id="1230" from="m38" to="sext_ln232_1" fromId="173" toId="193">
</dataflow>
<dataflow id="1231" from="sext_ln232" to="mul_ln232" fromId="192" toId="194">
</dataflow>
<dataflow id="1232" from="sext_ln232_1" to="mul_ln232" fromId="193" toId="194">
</dataflow>
<dataflow id="1233" from="_ssdm_op_SpecFUCore" to="specfucore_ln35" fromId="991" toId="195">
</dataflow>
<dataflow id="1234" from="mul_ln232" to="specfucore_ln35" fromId="194" toId="195">
</dataflow>
<dataflow id="1235" from="StgValue_994" to="specfucore_ln35" fromId="994" toId="195">
</dataflow>
<dataflow id="1236" from="StgValue_996" to="specfucore_ln35" fromId="996" toId="195">
</dataflow>
<dataflow id="1237" from="StgValue_998" to="specfucore_ln35" fromId="998" toId="195">
</dataflow>
<dataflow id="1238" from="mul_ln232" to="m44" fromId="194" toId="196">
</dataflow>
<dataflow id="1239" from="trunc_ln233" to="m45" fromId="188" toId="197">
</dataflow>
<dataflow id="1240" from="m41" to="m45" fromId="182" toId="197">
</dataflow>
<dataflow id="1241" from="trunc_ln236" to="mul_ln236" fromId="189" toId="198">
</dataflow>
<dataflow id="1242" from="trunc_ln236_1" to="mul_ln236" fromId="190" toId="198">
</dataflow>
<dataflow id="1243" from="m40" to="sext_ln236" fromId="180" toId="199">
</dataflow>
<dataflow id="1244" from="mul_ln236" to="m48" fromId="198" toId="200">
</dataflow>
<dataflow id="1245" from="sext_ln236" to="m48" fromId="199" toId="200">
</dataflow>
<dataflow id="1246" from="m42" to="zext_ln232" fromId="184" toId="201">
</dataflow>
<dataflow id="1247" from="m44" to="sext_ln235" fromId="196" toId="202">
</dataflow>
<dataflow id="1248" from="m44" to="zext_ln235" fromId="196" toId="203">
</dataflow>
<dataflow id="1249" from="zext_ln235" to="mul_ln235" fromId="203" toId="204">
</dataflow>
<dataflow id="1250" from="zext_ln232" to="mul_ln235" fromId="201" toId="204">
</dataflow>
<dataflow id="1251" from="mul_ln235" to="m47" fromId="204" toId="205">
</dataflow>
<dataflow id="1252" from="_ssdm_op_SpecFUCore" to="specfucore_ln38" fromId="991" toId="206">
</dataflow>
<dataflow id="1253" from="mul_ln235" to="specfucore_ln38" fromId="204" toId="206">
</dataflow>
<dataflow id="1254" from="StgValue_994" to="specfucore_ln38" fromId="994" toId="206">
</dataflow>
<dataflow id="1255" from="StgValue_996" to="specfucore_ln38" fromId="996" toId="206">
</dataflow>
<dataflow id="1256" from="StgValue_998" to="specfucore_ln38" fromId="998" toId="206">
</dataflow>
<dataflow id="1257" from="m48" to="sext_ln237_1" fromId="200" toId="207">
</dataflow>
<dataflow id="1258" from="m48" to="sext_ln237_2" fromId="200" toId="208">
</dataflow>
<dataflow id="1259" from="sext_ln235" to="mul_ln237" fromId="202" toId="209">
</dataflow>
<dataflow id="1260" from="sext_ln237_2" to="mul_ln237" fromId="208" toId="209">
</dataflow>
<dataflow id="1261" from="_ssdm_op_SpecFUCore" to="specfucore_ln40" fromId="991" toId="210">
</dataflow>
<dataflow id="1262" from="mul_ln237" to="specfucore_ln40" fromId="209" toId="210">
</dataflow>
<dataflow id="1263" from="StgValue_994" to="specfucore_ln40" fromId="994" toId="210">
</dataflow>
<dataflow id="1264" from="StgValue_996" to="specfucore_ln40" fromId="996" toId="210">
</dataflow>
<dataflow id="1265" from="StgValue_998" to="specfucore_ln40" fromId="998" toId="210">
</dataflow>
<dataflow id="1266" from="mul_ln237" to="m49" fromId="209" toId="211">
</dataflow>
<dataflow id="1268" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="m50" fromId="1267" toId="212">
</dataflow>
<dataflow id="1269" from="trunc_ln238" to="m50" fromId="191" toId="212">
</dataflow>
<dataflow id="1271" from="StgValue_1270" to="m50" fromId="1270" toId="212">
</dataflow>
<dataflow id="1272" from="m50" to="zext_ln240" fromId="212" toId="213">
</dataflow>
<dataflow id="1273" from="zext_ln240" to="mul_ln240" fromId="213" toId="214">
</dataflow>
<dataflow id="1274" from="sext_ln237_1" to="mul_ln240" fromId="207" toId="214">
</dataflow>
<dataflow id="1275" from="mul_ln240" to="m52" fromId="214" toId="215">
</dataflow>
<dataflow id="1276" from="_ssdm_op_SpecFUCore" to="specfucore_ln43" fromId="991" toId="216">
</dataflow>
<dataflow id="1277" from="mul_ln240" to="specfucore_ln43" fromId="214" toId="216">
</dataflow>
<dataflow id="1278" from="StgValue_994" to="specfucore_ln43" fromId="994" toId="216">
</dataflow>
<dataflow id="1279" from="StgValue_996" to="specfucore_ln43" fromId="996" toId="216">
</dataflow>
<dataflow id="1280" from="StgValue_998" to="specfucore_ln43" fromId="998" toId="216">
</dataflow>
<dataflow id="1281" from="mul_ln240" to="trunc_ln242" fromId="214" toId="217">
</dataflow>
<dataflow id="1282" from="m48" to="sext_ln237" fromId="200" toId="218">
</dataflow>
<dataflow id="1283" from="m49" to="sext_ln239" fromId="211" toId="219">
</dataflow>
<dataflow id="1284" from="m43" to="sext_ln239_1" fromId="187" toId="220">
</dataflow>
<dataflow id="1285" from="sext_ln239" to="mul_ln239" fromId="219" toId="221">
</dataflow>
<dataflow id="1286" from="sext_ln239_1" to="mul_ln239" fromId="220" toId="221">
</dataflow>
<dataflow id="1287" from="m45" to="sext_ln241" fromId="197" toId="222">
</dataflow>
<dataflow id="1288" from="m47" to="zext_ln241" fromId="205" toId="223">
</dataflow>
<dataflow id="1289" from="zext_ln241" to="mul_ln241" fromId="223" toId="224">
</dataflow>
<dataflow id="1290" from="sext_ln241" to="mul_ln241" fromId="222" toId="224">
</dataflow>
<dataflow id="1291" from="mul_ln241" to="m53" fromId="224" toId="225">
</dataflow>
<dataflow id="1292" from="_ssdm_op_SpecFUCore" to="specfucore_ln44" fromId="991" toId="226">
</dataflow>
<dataflow id="1293" from="mul_ln241" to="specfucore_ln44" fromId="224" toId="226">
</dataflow>
<dataflow id="1294" from="StgValue_994" to="specfucore_ln44" fromId="994" toId="226">
</dataflow>
<dataflow id="1295" from="StgValue_996" to="specfucore_ln44" fromId="996" toId="226">
</dataflow>
<dataflow id="1296" from="StgValue_998" to="specfucore_ln44" fromId="998" toId="226">
</dataflow>
<dataflow id="1297" from="m48" to="sext_ln242" fromId="200" toId="227">
</dataflow>
<dataflow id="1298" from="trunc_ln242" to="m54" fromId="217" toId="228">
</dataflow>
<dataflow id="1299" from="sext_ln242" to="m54" fromId="227" toId="228">
</dataflow>
<dataflow id="1300" from="zext_ln241" to="mul_ln243" fromId="223" toId="229">
</dataflow>
<dataflow id="1301" from="sext_ln237" to="mul_ln243" fromId="218" toId="229">
</dataflow>
<dataflow id="1302" from="mul_ln243" to="trunc_ln252" fromId="229" toId="230">
</dataflow>
<dataflow id="1303" from="_ssdm_op_SpecFUCore" to="specfucore_ln46" fromId="991" toId="231">
</dataflow>
<dataflow id="1304" from="mul_ln243" to="specfucore_ln46" fromId="229" toId="231">
</dataflow>
<dataflow id="1305" from="StgValue_994" to="specfucore_ln46" fromId="994" toId="231">
</dataflow>
<dataflow id="1306" from="StgValue_996" to="specfucore_ln46" fromId="996" toId="231">
</dataflow>
<dataflow id="1307" from="StgValue_998" to="specfucore_ln46" fromId="998" toId="231">
</dataflow>
<dataflow id="1308" from="m52" to="zext_ln244" fromId="215" toId="232">
</dataflow>
<dataflow id="1309" from="zext_ln241" to="mul_ln244" fromId="223" toId="233">
</dataflow>
<dataflow id="1310" from="zext_ln244" to="mul_ln244" fromId="232" toId="233">
</dataflow>
<dataflow id="1311" from="mul_ln244" to="m56" fromId="233" toId="234">
</dataflow>
<dataflow id="1312" from="_ssdm_op_SpecFUCore" to="specfucore_ln47" fromId="991" toId="235">
</dataflow>
<dataflow id="1313" from="mul_ln244" to="specfucore_ln47" fromId="233" toId="235">
</dataflow>
<dataflow id="1314" from="StgValue_994" to="specfucore_ln47" fromId="994" toId="235">
</dataflow>
<dataflow id="1315" from="StgValue_996" to="specfucore_ln47" fromId="996" toId="235">
</dataflow>
<dataflow id="1316" from="StgValue_998" to="specfucore_ln47" fromId="998" toId="235">
</dataflow>
<dataflow id="1317" from="m50" to="sext_ln245" fromId="212" toId="236">
</dataflow>
<dataflow id="1318" from="m52" to="sext_ln245_1" fromId="215" toId="237">
</dataflow>
<dataflow id="1319" from="sext_ln245" to="m57" fromId="236" toId="238">
</dataflow>
<dataflow id="1320" from="sext_ln245_1" to="m57" fromId="237" toId="238">
</dataflow>
<dataflow id="1321" from="m54" to="trunc_ln248" fromId="228" toId="239">
</dataflow>
<dataflow id="1322" from="mul_ln244" to="trunc_ln248_1" fromId="233" toId="240">
</dataflow>
<dataflow id="1323" from="m57" to="trunc_ln252_1" fromId="238" toId="241">
</dataflow>
<dataflow id="1324" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln363" fromId="1048" toId="242">
</dataflow>
<dataflow id="1325" from="out_data_3" to="write_ln363" fromId="961" toId="242">
</dataflow>
<dataflow id="1326" from="mul_ln239" to="write_ln363" fromId="221" toId="242">
</dataflow>
<dataflow id="1327" from="m53" to="zext_ln246" fromId="225" toId="243">
</dataflow>
<dataflow id="1328" from="m57" to="zext_ln246_1" fromId="238" toId="244">
</dataflow>
<dataflow id="1329" from="zext_ln246_1" to="mul_ln246" fromId="244" toId="245">
</dataflow>
<dataflow id="1330" from="zext_ln246" to="mul_ln246" fromId="243" toId="245">
</dataflow>
<dataflow id="1331" from="mul_ln246" to="m58" fromId="245" toId="246">
</dataflow>
<dataflow id="1332" from="_ssdm_op_SpecFUCore" to="specfucore_ln49" fromId="991" toId="247">
</dataflow>
<dataflow id="1333" from="mul_ln246" to="specfucore_ln49" fromId="245" toId="247">
</dataflow>
<dataflow id="1334" from="StgValue_994" to="specfucore_ln49" fromId="994" toId="247">
</dataflow>
<dataflow id="1335" from="StgValue_996" to="specfucore_ln49" fromId="996" toId="247">
</dataflow>
<dataflow id="1336" from="StgValue_998" to="specfucore_ln49" fromId="998" toId="247">
</dataflow>
<dataflow id="1337" from="m54" to="sext_ln247" fromId="228" toId="248">
</dataflow>
<dataflow id="1338" from="sext_ln245" to="m59" fromId="236" toId="249">
</dataflow>
<dataflow id="1339" from="sext_ln247" to="m59" fromId="248" toId="249">
</dataflow>
<dataflow id="1340" from="trunc_ln248_1" to="m60" fromId="240" toId="250">
</dataflow>
<dataflow id="1341" from="trunc_ln248" to="m60" fromId="239" toId="250">
</dataflow>
<dataflow id="1342" from="m54" to="add_ln252" fromId="228" toId="251">
</dataflow>
<dataflow id="1343" from="trunc_ln252" to="add_ln252" fromId="230" toId="251">
</dataflow>
<dataflow id="1344" from="trunc_ln252_1" to="m64" fromId="241" toId="252">
</dataflow>
<dataflow id="1345" from="add_ln252" to="m64" fromId="251" toId="252">
</dataflow>
<dataflow id="1346" from="mul_ln246" to="trunc_ln255" fromId="245" toId="253">
</dataflow>
<dataflow id="1347" from="m59" to="sext_ln364" fromId="249" toId="254">
</dataflow>
<dataflow id="1348" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln364" fromId="1048" toId="255">
</dataflow>
<dataflow id="1349" from="out_data_4" to="write_ln364" fromId="962" toId="255">
</dataflow>
<dataflow id="1350" from="sext_ln364" to="write_ln364" fromId="254" toId="255">
</dataflow>
<dataflow id="1351" from="m54" to="sext_ln248" fromId="228" toId="256">
</dataflow>
<dataflow id="1352" from="m58" to="sext_ln250" fromId="246" toId="257">
</dataflow>
<dataflow id="1353" from="sext_ln250" to="mul_ln250" fromId="257" toId="258">
</dataflow>
<dataflow id="1354" from="sext_ln248" to="mul_ln250" fromId="256" toId="258">
</dataflow>
<dataflow id="1355" from="_ssdm_op_SpecFUCore" to="specfucore_ln53" fromId="991" toId="259">
</dataflow>
<dataflow id="1356" from="mul_ln250" to="specfucore_ln53" fromId="258" toId="259">
</dataflow>
<dataflow id="1357" from="StgValue_994" to="specfucore_ln53" fromId="994" toId="259">
</dataflow>
<dataflow id="1358" from="StgValue_996" to="specfucore_ln53" fromId="996" toId="259">
</dataflow>
<dataflow id="1359" from="StgValue_998" to="specfucore_ln53" fromId="998" toId="259">
</dataflow>
<dataflow id="1360" from="mul_ln250" to="m62" fromId="258" toId="260">
</dataflow>
<dataflow id="1361" from="trunc_ln252_1" to="m64" fromId="241" toId="261">
</dataflow>
<dataflow id="1362" from="add_ln252" to="m64" fromId="251" toId="261">
</dataflow>
<dataflow id="1363" from="m60" to="sext_ln255" fromId="250" toId="262">
</dataflow>
<dataflow id="1364" from="trunc_ln255" to="mul_ln255" fromId="253" toId="263">
</dataflow>
<dataflow id="1365" from="sext_ln255" to="mul_ln255" fromId="262" toId="263">
</dataflow>
<dataflow id="1366" from="m62" to="sext_ln365" fromId="260" toId="264">
</dataflow>
<dataflow id="1367" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln365" fromId="1048" toId="265">
</dataflow>
<dataflow id="1368" from="out_data_5" to="write_ln365" fromId="963" toId="265">
</dataflow>
<dataflow id="1369" from="sext_ln365" to="write_ln365" fromId="264" toId="265">
</dataflow>
<dataflow id="1370" from="trunc_ln252_1" to="m64" fromId="241" toId="266">
</dataflow>
<dataflow id="1371" from="add_ln252" to="m64" fromId="251" toId="266">
</dataflow>
<dataflow id="1372" from="trunc_ln255" to="mul_ln255" fromId="253" toId="267">
</dataflow>
<dataflow id="1373" from="sext_ln255" to="mul_ln255" fromId="262" toId="267">
</dataflow>
<dataflow id="1374" from="m56" to="zext_ln248" fromId="234" toId="268">
</dataflow>
<dataflow id="1375" from="m60" to="sext_ln251" fromId="250" toId="269">
</dataflow>
<dataflow id="1376" from="sext_ln251" to="mul_ln251" fromId="269" toId="270">
</dataflow>
<dataflow id="1377" from="sext_ln251" to="mul_ln251" fromId="269" toId="270">
</dataflow>
<dataflow id="1378" from="_ssdm_op_SpecFUCore" to="specfucore_ln54" fromId="991" toId="271">
</dataflow>
<dataflow id="1379" from="mul_ln251" to="specfucore_ln54" fromId="270" toId="271">
</dataflow>
<dataflow id="1380" from="StgValue_994" to="specfucore_ln54" fromId="994" toId="271">
</dataflow>
<dataflow id="1381" from="StgValue_996" to="specfucore_ln54" fromId="996" toId="271">
</dataflow>
<dataflow id="1382" from="StgValue_998" to="specfucore_ln54" fromId="998" toId="271">
</dataflow>
<dataflow id="1383" from="trunc_ln252_1" to="m64" fromId="241" toId="272">
</dataflow>
<dataflow id="1384" from="add_ln252" to="m64" fromId="251" toId="272">
</dataflow>
<dataflow id="1385" from="m64" to="sext_ln253" fromId="272" toId="273">
</dataflow>
<dataflow id="1386" from="zext_ln248" to="mul_ln253" fromId="268" toId="274">
</dataflow>
<dataflow id="1387" from="sext_ln253" to="mul_ln253" fromId="273" toId="274">
</dataflow>
<dataflow id="1388" from="mul_ln253" to="m65" fromId="274" toId="275">
</dataflow>
<dataflow id="1389" from="_ssdm_op_SpecFUCore" to="specfucore_ln56" fromId="991" toId="276">
</dataflow>
<dataflow id="1390" from="mul_ln253" to="specfucore_ln56" fromId="274" toId="276">
</dataflow>
<dataflow id="1391" from="StgValue_994" to="specfucore_ln56" fromId="994" toId="276">
</dataflow>
<dataflow id="1392" from="StgValue_996" to="specfucore_ln56" fromId="996" toId="276">
</dataflow>
<dataflow id="1393" from="StgValue_998" to="specfucore_ln56" fromId="998" toId="276">
</dataflow>
<dataflow id="1394" from="mul_ln251" to="trunc_ln254" fromId="270" toId="277">
</dataflow>
<dataflow id="1395" from="mul_ln253" to="trunc_ln254_1" fromId="274" toId="278">
</dataflow>
<dataflow id="1396" from="trunc_ln255" to="mul_ln255" fromId="253" toId="279">
</dataflow>
<dataflow id="1397" from="sext_ln255" to="mul_ln255" fromId="262" toId="279">
</dataflow>
<dataflow id="1398" from="m64" to="sext_ln257" fromId="272" toId="280">
</dataflow>
<dataflow id="1399" from="mul_ln255" to="m69" fromId="279" toId="281">
</dataflow>
<dataflow id="1400" from="sext_ln257" to="m69" fromId="280" toId="281">
</dataflow>
<dataflow id="1401" from="trunc_ln254" to="m66" fromId="277" toId="282">
</dataflow>
<dataflow id="1402" from="trunc_ln254_1" to="m66" fromId="278" toId="282">
</dataflow>
<dataflow id="1403" from="mul_ln255" to="m69" fromId="279" toId="283">
</dataflow>
<dataflow id="1404" from="sext_ln257" to="m69" fromId="280" toId="283">
</dataflow>
<dataflow id="1405" from="m69" to="trunc_ln95" fromId="283" toId="284">
</dataflow>
<dataflow id="1406" from="m65" to="zext_ln256" fromId="275" toId="285">
</dataflow>
<dataflow id="1407" from="m66" to="zext_ln256_1" fromId="282" toId="286">
</dataflow>
<dataflow id="1408" from="m66" to="zext_ln256_2" fromId="282" toId="287">
</dataflow>
<dataflow id="1409" from="zext_ln256_2" to="mul_ln256" fromId="287" toId="288">
</dataflow>
<dataflow id="1410" from="zext_ln256" to="mul_ln256" fromId="285" toId="288">
</dataflow>
<dataflow id="1411" from="mul_ln256" to="m68" fromId="288" toId="289">
</dataflow>
<dataflow id="1412" from="_ssdm_op_SpecFUCore" to="specfucore_ln59" fromId="991" toId="290">
</dataflow>
<dataflow id="1413" from="mul_ln256" to="specfucore_ln59" fromId="288" toId="290">
</dataflow>
<dataflow id="1414" from="StgValue_994" to="specfucore_ln59" fromId="994" toId="290">
</dataflow>
<dataflow id="1415" from="StgValue_996" to="specfucore_ln59" fromId="996" toId="290">
</dataflow>
<dataflow id="1416" from="StgValue_998" to="specfucore_ln59" fromId="998" toId="290">
</dataflow>
<dataflow id="1417" from="m69" to="sext_ln258_1" fromId="283" toId="291">
</dataflow>
<dataflow id="1418" from="m64" to="zext_ln258" fromId="272" toId="292">
</dataflow>
<dataflow id="1419" from="m64" to="sext_ln258_2" fromId="272" toId="293">
</dataflow>
<dataflow id="1420" from="sext_ln258_1" to="mul_ln258" fromId="291" toId="294">
</dataflow>
<dataflow id="1421" from="sext_ln258_2" to="mul_ln258" fromId="293" toId="294">
</dataflow>
<dataflow id="1422" from="_ssdm_op_SpecFUCore" to="specfucore_ln61" fromId="991" toId="295">
</dataflow>
<dataflow id="1423" from="mul_ln258" to="specfucore_ln61" fromId="294" toId="295">
</dataflow>
<dataflow id="1424" from="StgValue_994" to="specfucore_ln61" fromId="994" toId="295">
</dataflow>
<dataflow id="1425" from="StgValue_996" to="specfucore_ln61" fromId="996" toId="295">
</dataflow>
<dataflow id="1426" from="StgValue_998" to="specfucore_ln61" fromId="998" toId="295">
</dataflow>
<dataflow id="1427" from="mul_ln258" to="m70" fromId="294" toId="296">
</dataflow>
<dataflow id="1428" from="zext_ln256_1" to="mul_ln259" fromId="286" toId="297">
</dataflow>
<dataflow id="1429" from="zext_ln258" to="mul_ln259" fromId="292" toId="297">
</dataflow>
<dataflow id="1430" from="mul_ln259" to="m71" fromId="297" toId="298">
</dataflow>
<dataflow id="1431" from="_ssdm_op_SpecFUCore" to="specfucore_ln62" fromId="991" toId="299">
</dataflow>
<dataflow id="1432" from="mul_ln259" to="specfucore_ln62" fromId="297" toId="299">
</dataflow>
<dataflow id="1433" from="StgValue_994" to="specfucore_ln62" fromId="994" toId="299">
</dataflow>
<dataflow id="1434" from="StgValue_996" to="specfucore_ln62" fromId="996" toId="299">
</dataflow>
<dataflow id="1435" from="StgValue_998" to="specfucore_ln62" fromId="998" toId="299">
</dataflow>
<dataflow id="1436" from="m69" to="sext_ln258" fromId="283" toId="300">
</dataflow>
<dataflow id="1437" from="m71" to="zext_ln260" fromId="298" toId="301">
</dataflow>
<dataflow id="1438" from="m68" to="sext_ln260" fromId="289" toId="302">
</dataflow>
<dataflow id="1439" from="zext_ln260" to="mul_ln260" fromId="301" toId="303">
</dataflow>
<dataflow id="1440" from="sext_ln260" to="mul_ln260" fromId="302" toId="303">
</dataflow>
<dataflow id="1441" from="mul_ln260" to="m72" fromId="303" toId="304">
</dataflow>
<dataflow id="1442" from="_ssdm_op_SpecFUCore" to="specfucore_ln63" fromId="991" toId="305">
</dataflow>
<dataflow id="1443" from="mul_ln260" to="specfucore_ln63" fromId="303" toId="305">
</dataflow>
<dataflow id="1444" from="StgValue_994" to="specfucore_ln63" fromId="994" toId="305">
</dataflow>
<dataflow id="1445" from="StgValue_996" to="specfucore_ln63" fromId="996" toId="305">
</dataflow>
<dataflow id="1446" from="StgValue_998" to="specfucore_ln63" fromId="998" toId="305">
</dataflow>
<dataflow id="1448" from="_ssdm_op_BitConcatenate.i7.i6.i1" to="shl_ln" fromId="1447" toId="306">
</dataflow>
<dataflow id="1449" from="m65" to="shl_ln" fromId="275" toId="306">
</dataflow>
<dataflow id="1450" from="StgValue_1270" to="shl_ln" fromId="1270" toId="306">
</dataflow>
<dataflow id="1451" from="m70" to="sext_ln262" fromId="296" toId="307">
</dataflow>
<dataflow id="1452" from="m70" to="zext_ln262" fromId="296" toId="308">
</dataflow>
<dataflow id="1453" from="shl_ln" to="sext_ln262_1" fromId="306" toId="309">
</dataflow>
<dataflow id="1454" from="zext_ln262" to="mul_ln262" fromId="308" toId="310">
</dataflow>
<dataflow id="1455" from="sext_ln262_1" to="mul_ln262" fromId="309" toId="310">
</dataflow>
<dataflow id="1456" from="mul_ln262" to="trunc_ln269" fromId="310" toId="311">
</dataflow>
<dataflow id="1457" from="_ssdm_op_SpecFUCore" to="specfucore_ln65" fromId="991" toId="312">
</dataflow>
<dataflow id="1458" from="mul_ln262" to="specfucore_ln65" fromId="310" toId="312">
</dataflow>
<dataflow id="1459" from="StgValue_994" to="specfucore_ln65" fromId="994" toId="312">
</dataflow>
<dataflow id="1460" from="StgValue_996" to="specfucore_ln65" fromId="996" toId="312">
</dataflow>
<dataflow id="1461" from="StgValue_998" to="specfucore_ln65" fromId="998" toId="312">
</dataflow>
<dataflow id="1462" from="sext_ln262" to="mul_ln263" fromId="307" toId="313">
</dataflow>
<dataflow id="1463" from="sext_ln258" to="mul_ln263" fromId="300" toId="313">
</dataflow>
<dataflow id="1464" from="_ssdm_op_SpecFUCore" to="specfucore_ln66" fromId="991" toId="314">
</dataflow>
<dataflow id="1465" from="mul_ln263" to="specfucore_ln66" fromId="313" toId="314">
</dataflow>
<dataflow id="1466" from="StgValue_994" to="specfucore_ln66" fromId="994" toId="314">
</dataflow>
<dataflow id="1467" from="StgValue_996" to="specfucore_ln66" fromId="996" toId="314">
</dataflow>
<dataflow id="1468" from="StgValue_998" to="specfucore_ln66" fromId="998" toId="314">
</dataflow>
<dataflow id="1469" from="mul_ln263" to="m75" fromId="313" toId="315">
</dataflow>
<dataflow id="1470" from="trunc_ln95" to="m76" fromId="284" toId="316">
</dataflow>
<dataflow id="1471" from="shl_ln" to="m76" fromId="306" toId="316">
</dataflow>
<dataflow id="1472" from="mul_ln262" to="m78" fromId="310" toId="317">
</dataflow>
<dataflow id="1473" from="_ssdm_op_SpecFUCore" to="specfucore_ln69" fromId="991" toId="318">
</dataflow>
<dataflow id="1474" from="mul_ln262" to="specfucore_ln69" fromId="310" toId="318">
</dataflow>
<dataflow id="1475" from="StgValue_994" to="specfucore_ln69" fromId="994" toId="318">
</dataflow>
<dataflow id="1476" from="StgValue_996" to="specfucore_ln69" fromId="996" toId="318">
</dataflow>
<dataflow id="1477" from="StgValue_998" to="specfucore_ln69" fromId="998" toId="318">
</dataflow>
<dataflow id="1478" from="mul_ln262" to="trunc_ln268" fromId="310" toId="319">
</dataflow>
<dataflow id="1479" from="m76" to="trunc_ln268_1" fromId="316" toId="320">
</dataflow>
<dataflow id="1480" from="mul_ln263" to="trunc_ln270" fromId="313" toId="321">
</dataflow>
<dataflow id="1481" from="m76" to="trunc_ln278" fromId="316" toId="322">
</dataflow>
<dataflow id="1482" from="m78" to="m77" fromId="317" toId="323">
</dataflow>
<dataflow id="1483" from="m72" to="m77" fromId="304" toId="323">
</dataflow>
<dataflow id="1485" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="shl_ln1" fromId="1484" toId="324">
</dataflow>
<dataflow id="1486" from="trunc_ln268" to="shl_ln1" fromId="319" toId="324">
</dataflow>
<dataflow id="1487" from="StgValue_1270" to="shl_ln1" fromId="1270" toId="324">
</dataflow>
<dataflow id="1488" from="shl_ln1" to="m80" fromId="324" toId="325">
</dataflow>
<dataflow id="1489" from="trunc_ln268_1" to="m80" fromId="320" toId="325">
</dataflow>
<dataflow id="1490" from="trunc_ln269" to="m81" fromId="311" toId="326">
</dataflow>
<dataflow id="1491" from="m76" to="m81" fromId="316" toId="326">
</dataflow>
<dataflow id="1492" from="m81" to="m82" fromId="326" toId="327">
</dataflow>
<dataflow id="1493" from="trunc_ln270" to="m82" fromId="321" toId="327">
</dataflow>
<dataflow id="1494" from="m77" to="zext_ln272" fromId="323" toId="328">
</dataflow>
<dataflow id="1495" from="m77" to="zext_ln272_1" fromId="323" toId="329">
</dataflow>
<dataflow id="1496" from="zext_ln272_1" to="mul_ln272" fromId="329" toId="330">
</dataflow>
<dataflow id="1497" from="zext_ln272_1" to="mul_ln272" fromId="329" toId="330">
</dataflow>
<dataflow id="1498" from="mul_ln272" to="trunc_ln276" fromId="330" toId="331">
</dataflow>
<dataflow id="1499" from="_ssdm_op_SpecFUCore" to="specfucore_ln75" fromId="991" toId="332">
</dataflow>
<dataflow id="1500" from="mul_ln272" to="specfucore_ln75" fromId="330" toId="332">
</dataflow>
<dataflow id="1501" from="StgValue_994" to="specfucore_ln75" fromId="994" toId="332">
</dataflow>
<dataflow id="1502" from="StgValue_996" to="specfucore_ln75" fromId="996" toId="332">
</dataflow>
<dataflow id="1503" from="StgValue_998" to="specfucore_ln75" fromId="998" toId="332">
</dataflow>
<dataflow id="1504" from="m80" to="sext_ln274" fromId="325" toId="333">
</dataflow>
<dataflow id="1505" from="zext_ln272" to="mul_ln274" fromId="328" toId="334">
</dataflow>
<dataflow id="1506" from="sext_ln274" to="mul_ln274" fromId="333" toId="334">
</dataflow>
<dataflow id="1507" from="mul_ln274" to="m86" fromId="334" toId="335">
</dataflow>
<dataflow id="1508" from="_ssdm_op_SpecFUCore" to="specfucore_ln77" fromId="991" toId="336">
</dataflow>
<dataflow id="1509" from="mul_ln274" to="specfucore_ln77" fromId="334" toId="336">
</dataflow>
<dataflow id="1510" from="StgValue_994" to="specfucore_ln77" fromId="994" toId="336">
</dataflow>
<dataflow id="1511" from="StgValue_996" to="specfucore_ln77" fromId="996" toId="336">
</dataflow>
<dataflow id="1512" from="StgValue_998" to="specfucore_ln77" fromId="998" toId="336">
</dataflow>
<dataflow id="1513" from="m81" to="trunc_ln276_1" fromId="326" toId="337">
</dataflow>
<dataflow id="1514" from="mul_ln274" to="trunc_ln281_1" fromId="334" toId="338">
</dataflow>
<dataflow id="1515" from="m78" to="zext_ln269" fromId="317" toId="339">
</dataflow>
<dataflow id="1516" from="m75" to="sext_ln271" fromId="315" toId="340">
</dataflow>
<dataflow id="1517" from="m82" to="sext_ln271_1" fromId="327" toId="341">
</dataflow>
<dataflow id="1518" from="sext_ln271" to="mul_ln271" fromId="340" toId="342">
</dataflow>
<dataflow id="1519" from="sext_ln271_1" to="mul_ln271" fromId="341" toId="342">
</dataflow>
<dataflow id="1520" from="_ssdm_op_SpecFUCore" to="specfucore_ln74" fromId="991" toId="343">
</dataflow>
<dataflow id="1521" from="mul_ln271" to="specfucore_ln74" fromId="342" toId="343">
</dataflow>
<dataflow id="1522" from="StgValue_994" to="specfucore_ln74" fromId="994" toId="343">
</dataflow>
<dataflow id="1523" from="StgValue_996" to="specfucore_ln74" fromId="996" toId="343">
</dataflow>
<dataflow id="1524" from="StgValue_998" to="specfucore_ln74" fromId="998" toId="343">
</dataflow>
<dataflow id="1525" from="mul_ln271" to="m83" fromId="342" toId="344">
</dataflow>
<dataflow id="1526" from="m86" to="zext_ln275" fromId="335" toId="345">
</dataflow>
<dataflow id="1527" from="zext_ln269" to="mul_ln275" fromId="339" toId="346">
</dataflow>
<dataflow id="1528" from="zext_ln275" to="mul_ln275" fromId="345" toId="346">
</dataflow>
<dataflow id="1529" from="mul_ln275" to="m87" fromId="346" toId="347">
</dataflow>
<dataflow id="1530" from="_ssdm_op_SpecFUCore" to="specfucore_ln78" fromId="991" toId="348">
</dataflow>
<dataflow id="1531" from="mul_ln275" to="specfucore_ln78" fromId="346" toId="348">
</dataflow>
<dataflow id="1532" from="StgValue_994" to="specfucore_ln78" fromId="994" toId="348">
</dataflow>
<dataflow id="1533" from="StgValue_996" to="specfucore_ln78" fromId="996" toId="348">
</dataflow>
<dataflow id="1534" from="StgValue_998" to="specfucore_ln78" fromId="998" toId="348">
</dataflow>
<dataflow id="1535" from="trunc_ln276" to="m88" fromId="331" toId="349">
</dataflow>
<dataflow id="1536" from="trunc_ln276_1" to="m88" fromId="337" toId="349">
</dataflow>
<dataflow id="1537" from="trunc_ln278" to="mul_ln278" fromId="322" toId="350">
</dataflow>
<dataflow id="1538" from="m88" to="mul_ln278" fromId="349" toId="350">
</dataflow>
<dataflow id="1539" from="mul_ln278" to="mul_ln283_1" fromId="350" toId="351">
</dataflow>
<dataflow id="1540" from="trunc_ln268" to="mul_ln283_1" fromId="319" toId="351">
</dataflow>
<dataflow id="1541" from="mul_ln283_1" to="trunc_ln281" fromId="351" toId="352">
</dataflow>
<dataflow id="1542" from="m83" to="sext_ln366" fromId="344" toId="353">
</dataflow>
<dataflow id="1543" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln366" fromId="1048" toId="354">
</dataflow>
<dataflow id="1544" from="out_data_6" to="write_ln366" fromId="964" toId="354">
</dataflow>
<dataflow id="1545" from="sext_ln366" to="write_ln366" fromId="353" toId="354">
</dataflow>
<dataflow id="1546" from="m82" to="sext_ln277" fromId="327" toId="355">
</dataflow>
<dataflow id="1547" from="m88" to="sext_ln277_3" fromId="349" toId="356">
</dataflow>
<dataflow id="1548" from="sext_ln277" to="mul_ln277" fromId="355" toId="357">
</dataflow>
<dataflow id="1549" from="sext_ln277_3" to="mul_ln277" fromId="356" toId="357">
</dataflow>
<dataflow id="1550" from="_ssdm_op_SpecFUCore" to="specfucore_ln80" fromId="991" toId="358">
</dataflow>
<dataflow id="1551" from="mul_ln277" to="specfucore_ln80" fromId="357" toId="358">
</dataflow>
<dataflow id="1552" from="StgValue_994" to="specfucore_ln80" fromId="994" toId="358">
</dataflow>
<dataflow id="1553" from="StgValue_996" to="specfucore_ln80" fromId="996" toId="358">
</dataflow>
<dataflow id="1554" from="StgValue_998" to="specfucore_ln80" fromId="998" toId="358">
</dataflow>
<dataflow id="1555" from="mul_ln277" to="m89" fromId="357" toId="359">
</dataflow>
<dataflow id="1557" from="_ssdm_op_BitConcatenate.i3.i2.i1" to="trunc_ln" fromId="1556" toId="360">
</dataflow>
<dataflow id="1558" from="trunc_ln281" to="trunc_ln" fromId="352" toId="360">
</dataflow>
<dataflow id="1559" from="StgValue_1270" to="trunc_ln" fromId="1270" toId="360">
</dataflow>
<dataflow id="1560" from="trunc_ln" to="m93" fromId="360" toId="361">
</dataflow>
<dataflow id="1561" from="trunc_ln281_1" to="m93" fromId="338" toId="361">
</dataflow>
<dataflow id="1562" from="m88" to="sext_ln277_2" fromId="349" toId="362">
</dataflow>
<dataflow id="1563" from="m89" to="sext_ln279_1" fromId="359" toId="363">
</dataflow>
<dataflow id="1564" from="sext_ln279_1" to="m91" fromId="363" toId="364">
</dataflow>
<dataflow id="1565" from="sext_ln277_2" to="m91" fromId="362" toId="364">
</dataflow>
<dataflow id="1566" from="_ssdm_op_SpecFUCore" to="specfucore_ln82" fromId="991" toId="365">
</dataflow>
<dataflow id="1567" from="m91" to="specfucore_ln82" fromId="364" toId="365">
</dataflow>
<dataflow id="1568" from="StgValue_994" to="specfucore_ln82" fromId="994" toId="365">
</dataflow>
<dataflow id="1569" from="StgValue_996" to="specfucore_ln82" fromId="996" toId="365">
</dataflow>
<dataflow id="1570" from="StgValue_998" to="specfucore_ln82" fromId="998" toId="365">
</dataflow>
<dataflow id="1571" from="m88" to="sext_ln282" fromId="349" toId="366">
</dataflow>
<dataflow id="1572" from="m91" to="zext_ln282" fromId="364" toId="367">
</dataflow>
<dataflow id="1573" from="zext_ln282" to="mul_ln282" fromId="367" toId="368">
</dataflow>
<dataflow id="1574" from="sext_ln282" to="mul_ln282" fromId="366" toId="368">
</dataflow>
<dataflow id="1575" from="mul_ln282" to="m94" fromId="368" toId="369">
</dataflow>
<dataflow id="1576" from="_ssdm_op_SpecFUCore" to="specfucore_ln85" fromId="991" toId="370">
</dataflow>
<dataflow id="1577" from="mul_ln282" to="specfucore_ln85" fromId="368" toId="370">
</dataflow>
<dataflow id="1578" from="StgValue_994" to="specfucore_ln85" fromId="994" toId="370">
</dataflow>
<dataflow id="1579" from="StgValue_996" to="specfucore_ln85" fromId="996" toId="370">
</dataflow>
<dataflow id="1580" from="StgValue_998" to="specfucore_ln85" fromId="998" toId="370">
</dataflow>
<dataflow id="1581" from="m88" to="sext_ln277_1" fromId="349" toId="371">
</dataflow>
<dataflow id="1582" from="m89" to="sext_ln279" fromId="359" toId="372">
</dataflow>
<dataflow id="1583" from="m87" to="zext_ln280_1" fromId="347" toId="373">
</dataflow>
<dataflow id="1584" from="zext_ln280_1" to="mul_ln280" fromId="373" toId="374">
</dataflow>
<dataflow id="1585" from="sext_ln277_1" to="mul_ln280" fromId="371" toId="374">
</dataflow>
<dataflow id="1586" from="mul_ln280" to="trunc_ln283" fromId="374" toId="375">
</dataflow>
<dataflow id="1587" from="_ssdm_op_SpecFUCore" to="specfucore_ln83" fromId="991" toId="376">
</dataflow>
<dataflow id="1588" from="mul_ln280" to="specfucore_ln83" fromId="374" toId="376">
</dataflow>
<dataflow id="1589" from="StgValue_994" to="specfucore_ln83" fromId="994" toId="376">
</dataflow>
<dataflow id="1590" from="StgValue_996" to="specfucore_ln83" fromId="996" toId="376">
</dataflow>
<dataflow id="1591" from="StgValue_998" to="specfucore_ln83" fromId="998" toId="376">
</dataflow>
<dataflow id="1592" from="mul_ln283_1" to="mul_ln283" fromId="351" toId="377">
</dataflow>
<dataflow id="1593" from="trunc_ln283" to="mul_ln283" fromId="375" toId="377">
</dataflow>
<dataflow id="1594" from="m94" to="zext_ln285" fromId="369" toId="378">
</dataflow>
<dataflow id="1595" from="zext_ln285" to="mul_ln285" fromId="378" toId="379">
</dataflow>
<dataflow id="1596" from="sext_ln279" to="mul_ln285" fromId="372" toId="379">
</dataflow>
<dataflow id="1597" from="mul_ln285" to="m97" fromId="379" toId="380">
</dataflow>
<dataflow id="1598" from="_ssdm_op_SpecFUCore" to="specfucore_ln88" fromId="991" toId="381">
</dataflow>
<dataflow id="1599" from="mul_ln285" to="specfucore_ln88" fromId="379" toId="381">
</dataflow>
<dataflow id="1600" from="StgValue_994" to="specfucore_ln88" fromId="994" toId="381">
</dataflow>
<dataflow id="1601" from="StgValue_996" to="specfucore_ln88" fromId="996" toId="381">
</dataflow>
<dataflow id="1602" from="StgValue_998" to="specfucore_ln88" fromId="998" toId="381">
</dataflow>
<dataflow id="1603" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="m90" fromId="1484" toId="382">
</dataflow>
<dataflow id="1604" from="mul_ln283_1" to="m90" fromId="351" toId="382">
</dataflow>
<dataflow id="1605" from="StgValue_1270" to="m90" fromId="1270" toId="382">
</dataflow>
<dataflow id="1606" from="m87" to="zext_ln280" fromId="347" toId="383">
</dataflow>
<dataflow id="1607" from="_ssdm_op_BitConcatenate.i5.i4.i1" to="m95" fromId="1484" toId="384">
</dataflow>
<dataflow id="1608" from="mul_ln283" to="m95" fromId="377" toId="384">
</dataflow>
<dataflow id="1609" from="StgValue_1270" to="m95" fromId="1270" toId="384">
</dataflow>
<dataflow id="1610" from="m90" to="sext_ln284" fromId="382" toId="385">
</dataflow>
<dataflow id="1611" from="m90" to="sext_ln284_1" fromId="382" toId="386">
</dataflow>
<dataflow id="1612" from="zext_ln280" to="mul_ln284" fromId="383" toId="387">
</dataflow>
<dataflow id="1613" from="sext_ln284_1" to="mul_ln284" fromId="386" toId="387">
</dataflow>
<dataflow id="1614" from="mul_ln284" to="m96" fromId="387" toId="388">
</dataflow>
<dataflow id="1615" from="_ssdm_op_SpecFUCore" to="specfucore_ln87" fromId="991" toId="389">
</dataflow>
<dataflow id="1616" from="mul_ln284" to="specfucore_ln87" fromId="387" toId="389">
</dataflow>
<dataflow id="1617" from="StgValue_994" to="specfucore_ln87" fromId="994" toId="389">
</dataflow>
<dataflow id="1618" from="StgValue_996" to="specfucore_ln87" fromId="996" toId="389">
</dataflow>
<dataflow id="1619" from="StgValue_998" to="specfucore_ln87" fromId="998" toId="389">
</dataflow>
<dataflow id="1620" from="m91" to="sext_ln286" fromId="364" toId="390">
</dataflow>
<dataflow id="1621" from="sext_ln286" to="mul_ln286" fromId="390" toId="391">
</dataflow>
<dataflow id="1622" from="sext_ln284" to="mul_ln286" fromId="385" toId="391">
</dataflow>
<dataflow id="1623" from="_ssdm_op_SpecFUCore" to="specfucore_ln89" fromId="991" toId="392">
</dataflow>
<dataflow id="1624" from="mul_ln286" to="specfucore_ln89" fromId="391" toId="392">
</dataflow>
<dataflow id="1625" from="StgValue_994" to="specfucore_ln89" fromId="994" toId="392">
</dataflow>
<dataflow id="1626" from="StgValue_996" to="specfucore_ln89" fromId="996" toId="392">
</dataflow>
<dataflow id="1627" from="StgValue_998" to="specfucore_ln89" fromId="998" toId="392">
</dataflow>
<dataflow id="1628" from="mul_ln286" to="m98" fromId="391" toId="393">
</dataflow>
<dataflow id="1629" from="m95" to="sext_ln287" fromId="384" toId="394">
</dataflow>
<dataflow id="1630" from="m91" to="sext_ln287_1" fromId="364" toId="395">
</dataflow>
<dataflow id="1631" from="sext_ln287_1" to="m99" fromId="395" toId="396">
</dataflow>
<dataflow id="1632" from="sext_ln287" to="m99" fromId="394" toId="396">
</dataflow>
<dataflow id="1633" from="mul_ln286" to="trunc_ln288" fromId="391" toId="397">
</dataflow>
<dataflow id="1634" from="m97" to="sext_ln289" fromId="380" toId="398">
</dataflow>
<dataflow id="1635" from="sext_ln289" to="mul_ln289" fromId="398" toId="399">
</dataflow>
<dataflow id="1636" from="sext_ln289" to="mul_ln289" fromId="398" toId="399">
</dataflow>
<dataflow id="1637" from="_ssdm_op_SpecFUCore" to="specfucore_ln92" fromId="991" toId="400">
</dataflow>
<dataflow id="1638" from="mul_ln289" to="specfucore_ln92" fromId="399" toId="400">
</dataflow>
<dataflow id="1639" from="StgValue_994" to="specfucore_ln92" fromId="994" toId="400">
</dataflow>
<dataflow id="1640" from="StgValue_996" to="specfucore_ln92" fromId="996" toId="400">
</dataflow>
<dataflow id="1641" from="StgValue_998" to="specfucore_ln92" fromId="998" toId="400">
</dataflow>
<dataflow id="1642" from="mul_ln289" to="m101" fromId="399" toId="401">
</dataflow>
<dataflow id="1643" from="m99" to="trunc_ln290" fromId="396" toId="402">
</dataflow>
<dataflow id="1644" from="mul_ln289" to="trunc_ln291" fromId="399" toId="403">
</dataflow>
<dataflow id="1645" from="m99" to="trunc_ln292" fromId="396" toId="404">
</dataflow>
<dataflow id="1646" from="m99" to="trunc_ln293" fromId="396" toId="405">
</dataflow>
<dataflow id="1647" from="trunc_ln288" to="zext_ln288" fromId="397" toId="406">
</dataflow>
<dataflow id="1648" from="m93" to="zext_ln288_1" fromId="361" toId="407">
</dataflow>
<dataflow id="1649" from="zext_ln288" to="mul_ln288" fromId="406" toId="408">
</dataflow>
<dataflow id="1650" from="zext_ln288_1" to="mul_ln288" fromId="407" toId="408">
</dataflow>
<dataflow id="1651" from="mul_ln288" to="trunc_ln297" fromId="408" toId="409">
</dataflow>
<dataflow id="1652" from="_ssdm_op_SpecFUCore" to="specfucore_ln91" fromId="991" toId="410">
</dataflow>
<dataflow id="1653" from="mul_ln288" to="specfucore_ln91" fromId="408" toId="410">
</dataflow>
<dataflow id="1654" from="StgValue_994" to="specfucore_ln91" fromId="994" toId="410">
</dataflow>
<dataflow id="1655" from="StgValue_996" to="specfucore_ln91" fromId="996" toId="410">
</dataflow>
<dataflow id="1656" from="StgValue_998" to="specfucore_ln91" fromId="998" toId="410">
</dataflow>
<dataflow id="1657" from="trunc_ln290" to="m102" fromId="402" toId="411">
</dataflow>
<dataflow id="1658" from="trunc_ln290" to="m102" fromId="402" toId="411">
</dataflow>
<dataflow id="1659" from="m101" to="zext_ln291" fromId="401" toId="412">
</dataflow>
<dataflow id="1660" from="trunc_ln291" to="zext_ln291_1" fromId="403" toId="413">
</dataflow>
<dataflow id="1661" from="m96" to="zext_ln291_2" fromId="388" toId="414">
</dataflow>
<dataflow id="1662" from="zext_ln291_1" to="mul_ln291" fromId="413" toId="415">
</dataflow>
<dataflow id="1663" from="zext_ln291_2" to="mul_ln291" fromId="414" toId="415">
</dataflow>
<dataflow id="1664" from="mul_ln291" to="m103" fromId="415" toId="416">
</dataflow>
<dataflow id="1665" from="_ssdm_op_SpecFUCore" to="specfucore_ln94" fromId="991" toId="417">
</dataflow>
<dataflow id="1666" from="mul_ln291" to="specfucore_ln94" fromId="415" toId="417">
</dataflow>
<dataflow id="1667" from="StgValue_994" to="specfucore_ln94" fromId="994" toId="417">
</dataflow>
<dataflow id="1668" from="StgValue_996" to="specfucore_ln94" fromId="996" toId="417">
</dataflow>
<dataflow id="1669" from="StgValue_998" to="specfucore_ln94" fromId="998" toId="417">
</dataflow>
<dataflow id="1670" from="trunc_ln292" to="m104" fromId="404" toId="418">
</dataflow>
<dataflow id="1671" from="m96" to="m104" fromId="388" toId="418">
</dataflow>
<dataflow id="1672" from="m98" to="m105" fromId="393" toId="419">
</dataflow>
<dataflow id="1673" from="trunc_ln293" to="m105" fromId="405" toId="419">
</dataflow>
<dataflow id="1674" from="zext_ln291" to="mul_ln295" fromId="412" toId="420">
</dataflow>
<dataflow id="1675" from="zext_ln291" to="mul_ln295" fromId="412" toId="420">
</dataflow>
<dataflow id="1676" from="mul_ln295" to="trunc_ln301" fromId="420" toId="421">
</dataflow>
<dataflow id="1677" from="_ssdm_op_SpecFUCore" to="specfucore_ln98" fromId="991" toId="422">
</dataflow>
<dataflow id="1678" from="mul_ln295" to="specfucore_ln98" fromId="420" toId="422">
</dataflow>
<dataflow id="1679" from="StgValue_994" to="specfucore_ln98" fromId="994" toId="422">
</dataflow>
<dataflow id="1680" from="StgValue_996" to="specfucore_ln98" fromId="996" toId="422">
</dataflow>
<dataflow id="1681" from="StgValue_998" to="specfucore_ln98" fromId="998" toId="422">
</dataflow>
<dataflow id="1682" from="mul_ln295" to="m107" fromId="420" toId="423">
</dataflow>
<dataflow id="1683" from="mul_ln291" to="trunc_ln297_1" fromId="415" toId="424">
</dataflow>
<dataflow id="1684" from="trunc_ln297_1" to="m109" fromId="424" toId="425">
</dataflow>
<dataflow id="1685" from="trunc_ln297" to="m109" fromId="409" toId="425">
</dataflow>
<dataflow id="1686" from="m105" to="trunc_ln301_1" fromId="419" toId="426">
</dataflow>
<dataflow id="1687" from="m103" to="sext_ln294" fromId="416" toId="427">
</dataflow>
<dataflow id="1688" from="m105" to="zext_ln294" fromId="419" toId="428">
</dataflow>
<dataflow id="1689" from="m105" to="zext_ln294_1" fromId="419" toId="429">
</dataflow>
<dataflow id="1690" from="zext_ln294_1" to="mul_ln294" fromId="429" toId="430">
</dataflow>
<dataflow id="1691" from="sext_ln294" to="mul_ln294" fromId="427" toId="430">
</dataflow>
<dataflow id="1692" from="mul_ln294" to="m106" fromId="430" toId="431">
</dataflow>
<dataflow id="1693" from="_ssdm_op_SpecFUCore" to="specfucore_ln97" fromId="991" toId="432">
</dataflow>
<dataflow id="1694" from="mul_ln294" to="specfucore_ln97" fromId="430" toId="432">
</dataflow>
<dataflow id="1695" from="StgValue_994" to="specfucore_ln97" fromId="994" toId="432">
</dataflow>
<dataflow id="1696" from="StgValue_996" to="specfucore_ln97" fromId="996" toId="432">
</dataflow>
<dataflow id="1697" from="StgValue_998" to="specfucore_ln97" fromId="998" toId="432">
</dataflow>
<dataflow id="1698" from="m107" to="zext_ln296" fromId="423" toId="433">
</dataflow>
<dataflow id="1699" from="m104" to="sext_ln296" fromId="418" toId="434">
</dataflow>
<dataflow id="1700" from="zext_ln296" to="mul_ln296" fromId="433" toId="435">
</dataflow>
<dataflow id="1701" from="sext_ln296" to="mul_ln296" fromId="434" toId="435">
</dataflow>
<dataflow id="1702" from="mul_ln296" to="trunc_ln300" fromId="435" toId="436">
</dataflow>
<dataflow id="1703" from="_ssdm_op_SpecFUCore" to="specfucore_ln99" fromId="991" toId="437">
</dataflow>
<dataflow id="1704" from="mul_ln296" to="specfucore_ln99" fromId="435" toId="437">
</dataflow>
<dataflow id="1705" from="StgValue_994" to="specfucore_ln99" fromId="994" toId="437">
</dataflow>
<dataflow id="1706" from="StgValue_996" to="specfucore_ln99" fromId="996" toId="437">
</dataflow>
<dataflow id="1707" from="StgValue_998" to="specfucore_ln99" fromId="998" toId="437">
</dataflow>
<dataflow id="1708" from="m102" to="sext_ln298" fromId="411" toId="438">
</dataflow>
<dataflow id="1709" from="zext_ln294" to="mul_ln298" fromId="428" toId="439">
</dataflow>
<dataflow id="1710" from="sext_ln298" to="mul_ln298" fromId="438" toId="439">
</dataflow>
<dataflow id="1711" from="mul_ln298" to="trunc_ln307" fromId="439" toId="440">
</dataflow>
<dataflow id="1712" from="_ssdm_op_SpecFUCore" to="specfucore_ln101" fromId="991" toId="441">
</dataflow>
<dataflow id="1713" from="mul_ln298" to="specfucore_ln101" fromId="439" toId="441">
</dataflow>
<dataflow id="1714" from="StgValue_994" to="specfucore_ln101" fromId="994" toId="441">
</dataflow>
<dataflow id="1715" from="StgValue_996" to="specfucore_ln101" fromId="996" toId="441">
</dataflow>
<dataflow id="1716" from="StgValue_998" to="specfucore_ln101" fromId="998" toId="441">
</dataflow>
<dataflow id="1717" from="mul_ln298" to="m110" fromId="439" toId="442">
</dataflow>
<dataflow id="1718" from="m103" to="sext_ln299" fromId="416" toId="443">
</dataflow>
<dataflow id="1719" from="m107" to="m111" fromId="423" toId="444">
</dataflow>
<dataflow id="1720" from="sext_ln299" to="m111" fromId="443" toId="444">
</dataflow>
<dataflow id="1721" from="m109" to="sext_ln300" fromId="425" toId="445">
</dataflow>
<dataflow id="1722" from="trunc_ln300" to="m112" fromId="436" toId="446">
</dataflow>
<dataflow id="1723" from="sext_ln300" to="m112" fromId="445" toId="446">
</dataflow>
<dataflow id="1724" from="trunc_ln301" to="m113" fromId="421" toId="447">
</dataflow>
<dataflow id="1725" from="trunc_ln301_1" to="m113" fromId="426" toId="447">
</dataflow>
<dataflow id="1726" from="m106" to="sext_ln302" fromId="431" toId="448">
</dataflow>
<dataflow id="1727" from="trunc_ln301_1" to="m114" fromId="426" toId="449">
</dataflow>
<dataflow id="1728" from="sext_ln302" to="m114" fromId="448" toId="449">
</dataflow>
<dataflow id="1729" from="m110" to="zext_ln304" fromId="442" toId="450">
</dataflow>
<dataflow id="1730" from="m109" to="sext_ln304" fromId="425" toId="451">
</dataflow>
<dataflow id="1731" from="zext_ln304" to="mul_ln304" fromId="450" toId="452">
</dataflow>
<dataflow id="1732" from="sext_ln304" to="mul_ln304" fromId="451" toId="452">
</dataflow>
<dataflow id="1733" from="mul_ln304" to="m116" fromId="452" toId="453">
</dataflow>
<dataflow id="1734" from="_ssdm_op_SpecFUCore" to="specfucore_ln107" fromId="991" toId="454">
</dataflow>
<dataflow id="1735" from="mul_ln304" to="specfucore_ln107" fromId="452" toId="454">
</dataflow>
<dataflow id="1736" from="StgValue_994" to="specfucore_ln107" fromId="994" toId="454">
</dataflow>
<dataflow id="1737" from="StgValue_996" to="specfucore_ln107" fromId="996" toId="454">
</dataflow>
<dataflow id="1738" from="StgValue_998" to="specfucore_ln107" fromId="998" toId="454">
</dataflow>
<dataflow id="1739" from="trunc_ln307" to="m119" fromId="440" toId="455">
</dataflow>
<dataflow id="1740" from="trunc_ln307" to="m119" fromId="440" toId="455">
</dataflow>
<dataflow id="1741" from="m112" to="sext_ln367" fromId="446" toId="456">
</dataflow>
<dataflow id="1742" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln367" fromId="1048" toId="457">
</dataflow>
<dataflow id="1743" from="out_data_7" to="write_ln367" fromId="965" toId="457">
</dataflow>
<dataflow id="1744" from="sext_ln367" to="write_ln367" fromId="456" toId="457">
</dataflow>
<dataflow id="1745" from="m119" to="sext_ln368" fromId="455" toId="458">
</dataflow>
<dataflow id="1746" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln368" fromId="1048" toId="459">
</dataflow>
<dataflow id="1747" from="out_data_8" to="write_ln368" fromId="966" toId="459">
</dataflow>
<dataflow id="1748" from="sext_ln368" to="write_ln368" fromId="458" toId="459">
</dataflow>
<dataflow id="1749" from="m113" to="zext_ln303" fromId="447" toId="460">
</dataflow>
<dataflow id="1750" from="m113" to="zext_ln303_1" fromId="447" toId="461">
</dataflow>
<dataflow id="1751" from="m113" to="zext_ln303_2" fromId="447" toId="462">
</dataflow>
<dataflow id="1752" from="zext_ln303_2" to="mul_ln303" fromId="462" toId="463">
</dataflow>
<dataflow id="1753" from="zext_ln303_2" to="mul_ln303" fromId="462" toId="463">
</dataflow>
<dataflow id="1754" from="mul_ln303" to="m115" fromId="463" toId="464">
</dataflow>
<dataflow id="1755" from="_ssdm_op_SpecFUCore" to="specfucore_ln106" fromId="991" toId="465">
</dataflow>
<dataflow id="1756" from="mul_ln303" to="specfucore_ln106" fromId="463" toId="465">
</dataflow>
<dataflow id="1757" from="StgValue_994" to="specfucore_ln106" fromId="994" toId="465">
</dataflow>
<dataflow id="1758" from="StgValue_996" to="specfucore_ln106" fromId="996" toId="465">
</dataflow>
<dataflow id="1759" from="StgValue_998" to="specfucore_ln106" fromId="998" toId="465">
</dataflow>
<dataflow id="1760" from="m111" to="zext_ln305" fromId="444" toId="466">
</dataflow>
<dataflow id="1761" from="zext_ln305" to="mul_ln305" fromId="466" toId="467">
</dataflow>
<dataflow id="1762" from="zext_ln303_1" to="mul_ln305" fromId="461" toId="467">
</dataflow>
<dataflow id="1763" from="mul_ln305" to="m117" fromId="467" toId="468">
</dataflow>
<dataflow id="1764" from="_ssdm_op_SpecFUCore" to="specfucore_ln108" fromId="991" toId="469">
</dataflow>
<dataflow id="1765" from="mul_ln305" to="specfucore_ln108" fromId="467" toId="469">
</dataflow>
<dataflow id="1766" from="StgValue_994" to="specfucore_ln108" fromId="994" toId="469">
</dataflow>
<dataflow id="1767" from="StgValue_996" to="specfucore_ln108" fromId="996" toId="469">
</dataflow>
<dataflow id="1768" from="StgValue_998" to="specfucore_ln108" fromId="998" toId="469">
</dataflow>
<dataflow id="1769" from="m114" to="sext_ln306" fromId="449" toId="470">
</dataflow>
<dataflow id="1770" from="zext_ln303" to="mul_ln306" fromId="460" toId="471">
</dataflow>
<dataflow id="1771" from="sext_ln306" to="mul_ln306" fromId="470" toId="471">
</dataflow>
<dataflow id="1772" from="mul_ln306" to="m118" fromId="471" toId="472">
</dataflow>
<dataflow id="1773" from="_ssdm_op_SpecFUCore" to="specfucore_ln109" fromId="991" toId="473">
</dataflow>
<dataflow id="1774" from="mul_ln306" to="specfucore_ln109" fromId="471" toId="473">
</dataflow>
<dataflow id="1775" from="StgValue_994" to="specfucore_ln109" fromId="994" toId="473">
</dataflow>
<dataflow id="1776" from="StgValue_996" to="specfucore_ln109" fromId="996" toId="473">
</dataflow>
<dataflow id="1777" from="StgValue_998" to="specfucore_ln109" fromId="998" toId="473">
</dataflow>
<dataflow id="1778" from="m118" to="zext_ln308_1" fromId="472" toId="474">
</dataflow>
<dataflow id="1779" from="zext_ln308_1" to="mul_ln308" fromId="474" toId="475">
</dataflow>
<dataflow id="1780" from="zext_ln303" to="mul_ln308" fromId="460" toId="475">
</dataflow>
<dataflow id="1781" from="mul_ln308" to="m120" fromId="475" toId="476">
</dataflow>
<dataflow id="1782" from="_ssdm_op_SpecFUCore" to="specfucore_ln111" fromId="991" toId="477">
</dataflow>
<dataflow id="1783" from="mul_ln308" to="specfucore_ln111" fromId="475" toId="477">
</dataflow>
<dataflow id="1784" from="StgValue_994" to="specfucore_ln111" fromId="994" toId="477">
</dataflow>
<dataflow id="1785" from="StgValue_996" to="specfucore_ln111" fromId="996" toId="477">
</dataflow>
<dataflow id="1786" from="StgValue_998" to="specfucore_ln111" fromId="998" toId="477">
</dataflow>
<dataflow id="1787" from="mul_ln308" to="trunc_ln311" fromId="475" toId="478">
</dataflow>
<dataflow id="1788" from="m120" to="zext_ln309_1" fromId="476" toId="479">
</dataflow>
<dataflow id="1789" from="m115" to="sext_ln309" fromId="464" toId="480">
</dataflow>
<dataflow id="1790" from="zext_ln309_1" to="mul_ln309" fromId="479" toId="481">
</dataflow>
<dataflow id="1791" from="sext_ln309" to="mul_ln309" fromId="480" toId="481">
</dataflow>
<dataflow id="1792" from="mul_ln309" to="m121" fromId="481" toId="482">
</dataflow>
<dataflow id="1793" from="_ssdm_op_SpecFUCore" to="specfucore_ln112" fromId="991" toId="483">
</dataflow>
<dataflow id="1794" from="mul_ln309" to="specfucore_ln112" fromId="481" toId="483">
</dataflow>
<dataflow id="1795" from="StgValue_994" to="specfucore_ln112" fromId="994" toId="483">
</dataflow>
<dataflow id="1796" from="StgValue_996" to="specfucore_ln112" fromId="996" toId="483">
</dataflow>
<dataflow id="1797" from="StgValue_998" to="specfucore_ln112" fromId="998" toId="483">
</dataflow>
<dataflow id="1798" from="trunc_ln311" to="m123" fromId="478" toId="484">
</dataflow>
<dataflow id="1799" from="m116" to="m123" fromId="453" toId="484">
</dataflow>
<dataflow id="1800" from="m123" to="sext_ln369" fromId="484" toId="485">
</dataflow>
<dataflow id="1801" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln369" fromId="1048" toId="486">
</dataflow>
<dataflow id="1802" from="out_data_9" to="write_ln369" fromId="967" toId="486">
</dataflow>
<dataflow id="1803" from="sext_ln369" to="write_ln369" fromId="485" toId="486">
</dataflow>
<dataflow id="1804" from="m115" to="zext_ln309_2" fromId="464" toId="487">
</dataflow>
<dataflow id="1805" from="m121" to="m122" fromId="482" toId="488">
</dataflow>
<dataflow id="1806" from="m120" to="m122" fromId="476" toId="488">
</dataflow>
<dataflow id="1807" from="m121" to="zext_ln312" fromId="482" toId="489">
</dataflow>
<dataflow id="1808" from="zext_ln312" to="mul_ln312" fromId="489" toId="490">
</dataflow>
<dataflow id="1809" from="zext_ln309_2" to="mul_ln312" fromId="487" toId="490">
</dataflow>
<dataflow id="1810" from="mul_ln312" to="m124" fromId="490" toId="491">
</dataflow>
<dataflow id="1811" from="_ssdm_op_SpecFUCore" to="specfucore_ln115" fromId="991" toId="492">
</dataflow>
<dataflow id="1812" from="mul_ln312" to="specfucore_ln115" fromId="490" toId="492">
</dataflow>
<dataflow id="1813" from="StgValue_994" to="specfucore_ln115" fromId="994" toId="492">
</dataflow>
<dataflow id="1814" from="StgValue_996" to="specfucore_ln115" fromId="996" toId="492">
</dataflow>
<dataflow id="1815" from="StgValue_998" to="specfucore_ln115" fromId="998" toId="492">
</dataflow>
<dataflow id="1816" from="m116" to="sext_ln313" fromId="453" toId="493">
</dataflow>
<dataflow id="1817" from="m117" to="zext_ln313" fromId="468" toId="494">
</dataflow>
<dataflow id="1818" from="zext_ln313" to="mul_ln313" fromId="494" toId="495">
</dataflow>
<dataflow id="1819" from="sext_ln313" to="mul_ln313" fromId="493" toId="495">
</dataflow>
<dataflow id="1820" from="mul_ln313" to="m125" fromId="495" toId="496">
</dataflow>
<dataflow id="1821" from="_ssdm_op_SpecFUCore" to="specfucore_ln116" fromId="991" toId="497">
</dataflow>
<dataflow id="1822" from="mul_ln313" to="specfucore_ln116" fromId="495" toId="497">
</dataflow>
<dataflow id="1823" from="StgValue_994" to="specfucore_ln116" fromId="994" toId="497">
</dataflow>
<dataflow id="1824" from="StgValue_996" to="specfucore_ln116" fromId="996" toId="497">
</dataflow>
<dataflow id="1825" from="StgValue_998" to="specfucore_ln116" fromId="998" toId="497">
</dataflow>
<dataflow id="1826" from="mul_ln313" to="trunc_ln327" fromId="495" toId="498">
</dataflow>
<dataflow id="1827" from="m118" to="zext_ln308" fromId="472" toId="499">
</dataflow>
<dataflow id="1828" from="m120" to="zext_ln309" fromId="476" toId="500">
</dataflow>
<dataflow id="1829" from="m122" to="zext_ln314" fromId="488" toId="501">
</dataflow>
<dataflow id="1830" from="zext_ln309" to="mul_ln314" fromId="500" toId="502">
</dataflow>
<dataflow id="1831" from="zext_ln314" to="mul_ln314" fromId="501" toId="502">
</dataflow>
<dataflow id="1832" from="mul_ln314" to="m126" fromId="502" toId="503">
</dataflow>
<dataflow id="1833" from="_ssdm_op_SpecFUCore" to="specfucore_ln117" fromId="991" toId="504">
</dataflow>
<dataflow id="1834" from="mul_ln314" to="specfucore_ln117" fromId="502" toId="504">
</dataflow>
<dataflow id="1835" from="StgValue_994" to="specfucore_ln117" fromId="994" toId="504">
</dataflow>
<dataflow id="1836" from="StgValue_996" to="specfucore_ln117" fromId="996" toId="504">
</dataflow>
<dataflow id="1837" from="StgValue_998" to="specfucore_ln117" fromId="998" toId="504">
</dataflow>
<dataflow id="1838" from="zext_ln308" to="mul_ln315" fromId="499" toId="505">
</dataflow>
<dataflow id="1839" from="zext_ln308" to="mul_ln315" fromId="499" toId="505">
</dataflow>
<dataflow id="1840" from="mul_ln315" to="m127" fromId="505" toId="506">
</dataflow>
<dataflow id="1841" from="_ssdm_op_SpecFUCore" to="specfucore_ln118" fromId="991" toId="507">
</dataflow>
<dataflow id="1842" from="mul_ln315" to="specfucore_ln118" fromId="505" toId="507">
</dataflow>
<dataflow id="1843" from="StgValue_994" to="specfucore_ln118" fromId="994" toId="507">
</dataflow>
<dataflow id="1844" from="StgValue_996" to="specfucore_ln118" fromId="996" toId="507">
</dataflow>
<dataflow id="1845" from="StgValue_998" to="specfucore_ln118" fromId="998" toId="507">
</dataflow>
<dataflow id="1846" from="m125" to="sext_ln316" fromId="496" toId="508">
</dataflow>
<dataflow id="1847" from="m122" to="m128" fromId="488" toId="509">
</dataflow>
<dataflow id="1848" from="sext_ln316" to="m128" fromId="508" toId="509">
</dataflow>
<dataflow id="1849" from="m128" to="trunc_ln317" fromId="509" toId="510">
</dataflow>
<dataflow id="1850" from="mul_ln314" to="trunc_ln317_1" fromId="502" toId="511">
</dataflow>
<dataflow id="1851" from="mul_ln315" to="trunc_ln323" fromId="505" toId="512">
</dataflow>
<dataflow id="1852" from="m128" to="trunc_ln323_1" fromId="509" toId="513">
</dataflow>
<dataflow id="1853" from="m124" to="zext_ln321" fromId="491" toId="514">
</dataflow>
<dataflow id="1854" from="zext_ln321" to="mul_ln321" fromId="514" toId="515">
</dataflow>
<dataflow id="1855" from="zext_ln321" to="mul_ln321" fromId="514" toId="515">
</dataflow>
<dataflow id="1856" from="mul_ln321" to="m133" fromId="515" toId="516">
</dataflow>
<dataflow id="1857" from="_ssdm_op_SpecFUCore" to="specfucore_ln124" fromId="991" toId="517">
</dataflow>
<dataflow id="1858" from="mul_ln321" to="specfucore_ln124" fromId="515" toId="517">
</dataflow>
<dataflow id="1859" from="StgValue_994" to="specfucore_ln124" fromId="994" toId="517">
</dataflow>
<dataflow id="1860" from="StgValue_996" to="specfucore_ln124" fromId="996" toId="517">
</dataflow>
<dataflow id="1861" from="StgValue_998" to="specfucore_ln124" fromId="998" toId="517">
</dataflow>
<dataflow id="1862" from="m133" to="sext_ln370" fromId="516" toId="518">
</dataflow>
<dataflow id="1863" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln370" fromId="1048" toId="519">
</dataflow>
<dataflow id="1864" from="out_data_10" to="write_ln370" fromId="968" toId="519">
</dataflow>
<dataflow id="1865" from="sext_ln370" to="write_ln370" fromId="518" toId="519">
</dataflow>
<dataflow id="1866" from="trunc_ln317" to="m129" fromId="510" toId="520">
</dataflow>
<dataflow id="1867" from="trunc_ln317_1" to="m129" fromId="511" toId="520">
</dataflow>
<dataflow id="1868" from="m128" to="zext_ln318_1" fromId="509" toId="521">
</dataflow>
<dataflow id="1869" from="m126" to="sext_ln318" fromId="503" toId="522">
</dataflow>
<dataflow id="1870" from="zext_ln318_1" to="mul_ln318" fromId="521" toId="523">
</dataflow>
<dataflow id="1871" from="sext_ln318" to="mul_ln318" fromId="522" toId="523">
</dataflow>
<dataflow id="1872" from="mul_ln318" to="m130" fromId="523" toId="524">
</dataflow>
<dataflow id="1873" from="_ssdm_op_SpecFUCore" to="specfucore_ln121" fromId="991" toId="525">
</dataflow>
<dataflow id="1874" from="mul_ln318" to="specfucore_ln121" fromId="523" toId="525">
</dataflow>
<dataflow id="1875" from="StgValue_994" to="specfucore_ln121" fromId="994" toId="525">
</dataflow>
<dataflow id="1876" from="StgValue_996" to="specfucore_ln121" fromId="996" toId="525">
</dataflow>
<dataflow id="1877" from="StgValue_998" to="specfucore_ln121" fromId="998" toId="525">
</dataflow>
<dataflow id="1878" from="m129" to="sext_ln323" fromId="520" toId="526">
</dataflow>
<dataflow id="1879" from="trunc_ln323" to="add_ln323" fromId="512" toId="527">
</dataflow>
<dataflow id="1880" from="sext_ln323" to="add_ln323" fromId="526" toId="527">
</dataflow>
<dataflow id="1881" from="add_ln323" to="m135" fromId="527" toId="528">
</dataflow>
<dataflow id="1882" from="trunc_ln323_1" to="m135" fromId="513" toId="528">
</dataflow>
<dataflow id="1883" from="m129" to="sext_ln319" fromId="520" toId="529">
</dataflow>
<dataflow id="1884" from="m122" to="m131" fromId="488" toId="530">
</dataflow>
<dataflow id="1885" from="sext_ln319" to="m131" fromId="529" toId="530">
</dataflow>
<dataflow id="1887" from="_ssdm_op_BitConcatenate.i10.i9.i1" to="m134" fromId="1886" toId="531">
</dataflow>
<dataflow id="1888" from="m125" to="m134" fromId="496" toId="531">
</dataflow>
<dataflow id="1889" from="StgValue_1270" to="m134" fromId="1270" toId="531">
</dataflow>
<dataflow id="1890" from="m127" to="sext_ln324" fromId="506" toId="532">
</dataflow>
<dataflow id="1891" from="m130" to="sext_ln324_1" fromId="524" toId="533">
</dataflow>
<dataflow id="1892" from="sext_ln324" to="mul_ln324" fromId="532" toId="534">
</dataflow>
<dataflow id="1893" from="sext_ln324_1" to="mul_ln324" fromId="533" toId="534">
</dataflow>
<dataflow id="1894" from="_ssdm_op_SpecFUCore" to="specfucore_ln127" fromId="991" toId="535">
</dataflow>
<dataflow id="1895" from="mul_ln324" to="specfucore_ln127" fromId="534" toId="535">
</dataflow>
<dataflow id="1896" from="StgValue_994" to="specfucore_ln127" fromId="994" toId="535">
</dataflow>
<dataflow id="1897" from="StgValue_996" to="specfucore_ln127" fromId="996" toId="535">
</dataflow>
<dataflow id="1898" from="StgValue_998" to="specfucore_ln127" fromId="998" toId="535">
</dataflow>
<dataflow id="1899" from="mul_ln324" to="m136" fromId="534" toId="536">
</dataflow>
<dataflow id="1900" from="m130" to="sext_ln326" fromId="524" toId="537">
</dataflow>
<dataflow id="1901" from="m134" to="m138" fromId="531" toId="538">
</dataflow>
<dataflow id="1902" from="sext_ln326" to="m138" fromId="537" toId="538">
</dataflow>
<dataflow id="1904" from="_ssdm_op_BitConcatenate.i8.i7.i1" to="trunc_ln1" fromId="1903" toId="539">
</dataflow>
<dataflow id="1905" from="trunc_ln327" to="trunc_ln1" fromId="498" toId="539">
</dataflow>
<dataflow id="1906" from="StgValue_1270" to="trunc_ln1" fromId="1270" toId="539">
</dataflow>
<dataflow id="1907" from="m130" to="m139" fromId="524" toId="540">
</dataflow>
<dataflow id="1908" from="trunc_ln1" to="m139" fromId="539" toId="540">
</dataflow>
<dataflow id="1909" from="m135" to="sext_ln329" fromId="528" toId="541">
</dataflow>
<dataflow id="1910" from="m138" to="sext_ln329_1" fromId="538" toId="542">
</dataflow>
<dataflow id="1911" from="sext_ln329_1" to="m141" fromId="542" toId="543">
</dataflow>
<dataflow id="1912" from="sext_ln329" to="m141" fromId="541" toId="543">
</dataflow>
<dataflow id="1913" from="m128" to="zext_ln318" fromId="509" toId="544">
</dataflow>
<dataflow id="1914" from="m136" to="sext_ln325" fromId="536" toId="545">
</dataflow>
<dataflow id="1915" from="m136" to="sext_ln325_1" fromId="536" toId="546">
</dataflow>
<dataflow id="1916" from="zext_ln318" to="mul_ln325" fromId="544" toId="547">
</dataflow>
<dataflow id="1917" from="sext_ln325_1" to="mul_ln325" fromId="546" toId="547">
</dataflow>
<dataflow id="1918" from="mul_ln325" to="m137" fromId="547" toId="548">
</dataflow>
<dataflow id="1919" from="_ssdm_op_SpecFUCore" to="specfucore_ln128" fromId="991" toId="549">
</dataflow>
<dataflow id="1920" from="mul_ln325" to="specfucore_ln128" fromId="547" toId="549">
</dataflow>
<dataflow id="1921" from="StgValue_994" to="specfucore_ln128" fromId="994" toId="549">
</dataflow>
<dataflow id="1922" from="StgValue_996" to="specfucore_ln128" fromId="996" toId="549">
</dataflow>
<dataflow id="1923" from="StgValue_998" to="specfucore_ln128" fromId="998" toId="549">
</dataflow>
<dataflow id="1924" from="m134" to="sext_ln328" fromId="531" toId="550">
</dataflow>
<dataflow id="1925" from="m131" to="sext_ln328_1" fromId="530" toId="551">
</dataflow>
<dataflow id="1926" from="sext_ln328_1" to="m140" fromId="551" toId="552">
</dataflow>
<dataflow id="1927" from="sext_ln328" to="m140" fromId="550" toId="552">
</dataflow>
<dataflow id="1928" from="sext_ln325" to="mul_ln331" fromId="545" toId="553">
</dataflow>
<dataflow id="1929" from="sext_ln325" to="mul_ln331" fromId="545" toId="553">
</dataflow>
<dataflow id="1930" from="_ssdm_op_SpecFUCore" to="specfucore_ln134" fromId="991" toId="554">
</dataflow>
<dataflow id="1931" from="mul_ln331" to="specfucore_ln134" fromId="553" toId="554">
</dataflow>
<dataflow id="1932" from="StgValue_994" to="specfucore_ln134" fromId="994" toId="554">
</dataflow>
<dataflow id="1933" from="StgValue_996" to="specfucore_ln134" fromId="996" toId="554">
</dataflow>
<dataflow id="1934" from="StgValue_998" to="specfucore_ln134" fromId="998" toId="554">
</dataflow>
<dataflow id="1935" from="mul_ln331" to="m143" fromId="553" toId="555">
</dataflow>
<dataflow id="1936" from="m138" to="sext_ln332" fromId="538" toId="556">
</dataflow>
<dataflow id="1937" from="m141" to="sext_ln332_1" fromId="543" toId="557">
</dataflow>
<dataflow id="1938" from="sext_ln332_1" to="mul_ln332" fromId="557" toId="558">
</dataflow>
<dataflow id="1939" from="sext_ln332" to="mul_ln332" fromId="556" toId="558">
</dataflow>
<dataflow id="1940" from="_ssdm_op_SpecFUCore" to="specfucore_ln135" fromId="991" toId="559">
</dataflow>
<dataflow id="1941" from="mul_ln332" to="specfucore_ln135" fromId="558" toId="559">
</dataflow>
<dataflow id="1942" from="StgValue_994" to="specfucore_ln135" fromId="994" toId="559">
</dataflow>
<dataflow id="1943" from="StgValue_996" to="specfucore_ln135" fromId="996" toId="559">
</dataflow>
<dataflow id="1944" from="StgValue_998" to="specfucore_ln135" fromId="998" toId="559">
</dataflow>
<dataflow id="1945" from="mul_ln332" to="m144" fromId="558" toId="560">
</dataflow>
<dataflow id="1946" from="m140" to="trunc_ln334" fromId="552" toId="561">
</dataflow>
<dataflow id="1947" from="m137" to="sext_ln371" fromId="548" toId="562">
</dataflow>
<dataflow id="1948" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln371" fromId="1048" toId="563">
</dataflow>
<dataflow id="1949" from="out_data_11" to="write_ln371" fromId="969" toId="563">
</dataflow>
<dataflow id="1950" from="sext_ln371" to="write_ln371" fromId="562" toId="563">
</dataflow>
<dataflow id="1951" from="m143" to="sext_ln372" fromId="555" toId="564">
</dataflow>
<dataflow id="1952" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln372" fromId="1048" toId="565">
</dataflow>
<dataflow id="1953" from="out_data_12" to="write_ln372" fromId="970" toId="565">
</dataflow>
<dataflow id="1954" from="sext_ln372" to="write_ln372" fromId="564" toId="565">
</dataflow>
<dataflow id="1955" from="m144" to="sext_ln373" fromId="560" toId="566">
</dataflow>
<dataflow id="1956" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln373" fromId="1048" toId="567">
</dataflow>
<dataflow id="1957" from="out_data_13" to="write_ln373" fromId="971" toId="567">
</dataflow>
<dataflow id="1958" from="sext_ln373" to="write_ln373" fromId="566" toId="567">
</dataflow>
<dataflow id="1959" from="m140" to="zext_ln330" fromId="552" toId="568">
</dataflow>
<dataflow id="1960" from="m139" to="sext_ln330" fromId="540" toId="569">
</dataflow>
<dataflow id="1961" from="zext_ln330" to="mul_ln330" fromId="568" toId="570">
</dataflow>
<dataflow id="1962" from="sext_ln330" to="mul_ln330" fromId="569" toId="570">
</dataflow>
<dataflow id="1963" from="mul_ln330" to="m142" fromId="570" toId="571">
</dataflow>
<dataflow id="1964" from="_ssdm_op_SpecFUCore" to="specfucore_ln133" fromId="991" toId="572">
</dataflow>
<dataflow id="1965" from="mul_ln330" to="specfucore_ln133" fromId="570" toId="572">
</dataflow>
<dataflow id="1966" from="StgValue_994" to="specfucore_ln133" fromId="994" toId="572">
</dataflow>
<dataflow id="1967" from="StgValue_996" to="specfucore_ln133" fromId="996" toId="572">
</dataflow>
<dataflow id="1968" from="StgValue_998" to="specfucore_ln133" fromId="998" toId="572">
</dataflow>
<dataflow id="1969" from="m141" to="sext_ln334" fromId="543" toId="573">
</dataflow>
<dataflow id="1970" from="trunc_ln334" to="m146" fromId="561" toId="574">
</dataflow>
<dataflow id="1971" from="sext_ln334" to="m146" fromId="573" toId="574">
</dataflow>
<dataflow id="1972" from="m146" to="trunc_ln335" fromId="574" toId="575">
</dataflow>
<dataflow id="1973" from="m141" to="zext_ln332" fromId="543" toId="576">
</dataflow>
<dataflow id="1974" from="m146" to="zext_ln335_2" fromId="574" toId="577">
</dataflow>
<dataflow id="1975" from="m146" to="zext_ln335_3" fromId="574" toId="578">
</dataflow>
<dataflow id="1976" from="zext_ln335_3" to="mul_ln335" fromId="578" toId="579">
</dataflow>
<dataflow id="1977" from="zext_ln335_3" to="mul_ln335" fromId="578" toId="579">
</dataflow>
<dataflow id="1978" from="mul_ln335" to="m147" fromId="579" toId="580">
</dataflow>
<dataflow id="1979" from="_ssdm_op_SpecFUCore" to="specfucore_ln138" fromId="991" toId="581">
</dataflow>
<dataflow id="1980" from="mul_ln335" to="specfucore_ln138" fromId="579" toId="581">
</dataflow>
<dataflow id="1981" from="StgValue_994" to="specfucore_ln138" fromId="994" toId="581">
</dataflow>
<dataflow id="1982" from="StgValue_996" to="specfucore_ln138" fromId="996" toId="581">
</dataflow>
<dataflow id="1983" from="StgValue_998" to="specfucore_ln138" fromId="998" toId="581">
</dataflow>
<dataflow id="1984" from="zext_ln335_2" to="mul_ln337" fromId="577" toId="582">
</dataflow>
<dataflow id="1985" from="zext_ln332" to="mul_ln337" fromId="576" toId="582">
</dataflow>
<dataflow id="1986" from="mul_ln337" to="m149" fromId="582" toId="583">
</dataflow>
<dataflow id="1987" from="_ssdm_op_SpecFUCore" to="specfucore_ln140" fromId="991" toId="584">
</dataflow>
<dataflow id="1988" from="mul_ln337" to="specfucore_ln140" fromId="582" toId="584">
</dataflow>
<dataflow id="1989" from="StgValue_994" to="specfucore_ln140" fromId="994" toId="584">
</dataflow>
<dataflow id="1990" from="StgValue_996" to="specfucore_ln140" fromId="996" toId="584">
</dataflow>
<dataflow id="1991" from="StgValue_998" to="specfucore_ln140" fromId="998" toId="584">
</dataflow>
<dataflow id="1992" from="m142" to="sext_ln333" fromId="571" toId="585">
</dataflow>
<dataflow id="1993" from="sext_ln333" to="m145" fromId="585" toId="586">
</dataflow>
<dataflow id="1994" from="sext_ln333" to="m145" fromId="585" toId="586">
</dataflow>
<dataflow id="1995" from="_ssdm_op_SpecFUCore" to="specfucore_ln136" fromId="991" toId="587">
</dataflow>
<dataflow id="1996" from="m145" to="specfucore_ln136" fromId="586" toId="587">
</dataflow>
<dataflow id="1997" from="StgValue_994" to="specfucore_ln136" fromId="994" toId="587">
</dataflow>
<dataflow id="1998" from="StgValue_996" to="specfucore_ln136" fromId="996" toId="587">
</dataflow>
<dataflow id="1999" from="StgValue_998" to="specfucore_ln136" fromId="998" toId="587">
</dataflow>
<dataflow id="2000" from="trunc_ln335" to="zext_ln335_1" fromId="575" toId="588">
</dataflow>
<dataflow id="2001" from="m147" to="sext_ln338" fromId="580" toId="589">
</dataflow>
<dataflow id="2002" from="trunc_ln334" to="add_ln338" fromId="561" toId="590">
</dataflow>
<dataflow id="2003" from="sext_ln338" to="add_ln338" fromId="589" toId="590">
</dataflow>
<dataflow id="2004" from="add_ln338" to="m150" fromId="590" toId="591">
</dataflow>
<dataflow id="2005" from="m146" to="m150" fromId="574" toId="591">
</dataflow>
<dataflow id="2006" from="m142" to="sext_ln342" fromId="571" toId="592">
</dataflow>
<dataflow id="2007" from="m150" to="m151" fromId="591" toId="593">
</dataflow>
<dataflow id="2008" from="sext_ln342" to="m151" fromId="592" toId="593">
</dataflow>
<dataflow id="2009" from="m149" to="zext_ln340" fromId="583" toId="594">
</dataflow>
<dataflow id="2010" from="zext_ln335_1" to="mul_ln340" fromId="588" toId="595">
</dataflow>
<dataflow id="2011" from="zext_ln340" to="mul_ln340" fromId="594" toId="595">
</dataflow>
<dataflow id="2012" from="mul_ln340" to="m152" fromId="595" toId="596">
</dataflow>
<dataflow id="2013" from="_ssdm_op_SpecFUCore" to="specfucore_ln143" fromId="991" toId="597">
</dataflow>
<dataflow id="2014" from="mul_ln340" to="specfucore_ln143" fromId="595" toId="597">
</dataflow>
<dataflow id="2015" from="StgValue_994" to="specfucore_ln143" fromId="994" toId="597">
</dataflow>
<dataflow id="2016" from="StgValue_996" to="specfucore_ln143" fromId="996" toId="597">
</dataflow>
<dataflow id="2017" from="StgValue_998" to="specfucore_ln143" fromId="998" toId="597">
</dataflow>
<dataflow id="2018" from="m146" to="zext_ln335" fromId="574" toId="598">
</dataflow>
<dataflow id="2019" from="m150" to="m151" fromId="591" toId="599">
</dataflow>
<dataflow id="2020" from="sext_ln342" to="m151" fromId="592" toId="599">
</dataflow>
<dataflow id="2021" from="m145" to="zext_ln341" fromId="586" toId="600">
</dataflow>
<dataflow id="2022" from="zext_ln341" to="mul_ln341" fromId="600" toId="601">
</dataflow>
<dataflow id="2023" from="zext_ln335" to="mul_ln341" fromId="598" toId="601">
</dataflow>
<dataflow id="2024" from="mul_ln341" to="m153" fromId="601" toId="602">
</dataflow>
<dataflow id="2025" from="_ssdm_op_SpecFUCore" to="specfucore_ln144" fromId="991" toId="603">
</dataflow>
<dataflow id="2026" from="mul_ln341" to="specfucore_ln144" fromId="601" toId="603">
</dataflow>
<dataflow id="2027" from="StgValue_994" to="specfucore_ln144" fromId="994" toId="603">
</dataflow>
<dataflow id="2028" from="StgValue_996" to="specfucore_ln144" fromId="996" toId="603">
</dataflow>
<dataflow id="2029" from="StgValue_998" to="specfucore_ln144" fromId="998" toId="603">
</dataflow>
<dataflow id="2030" from="m152" to="zext_ln344" fromId="596" toId="604">
</dataflow>
<dataflow id="2031" from="zext_ln344" to="mul_ln344" fromId="604" toId="605">
</dataflow>
<dataflow id="2032" from="zext_ln344" to="mul_ln344" fromId="604" toId="605">
</dataflow>
<dataflow id="2033" from="mul_ln344" to="m156" fromId="605" toId="606">
</dataflow>
<dataflow id="2034" from="_ssdm_op_SpecFUCore" to="specfucore_ln147" fromId="991" toId="607">
</dataflow>
<dataflow id="2035" from="mul_ln344" to="specfucore_ln147" fromId="605" toId="607">
</dataflow>
<dataflow id="2036" from="StgValue_994" to="specfucore_ln147" fromId="994" toId="607">
</dataflow>
<dataflow id="2037" from="StgValue_996" to="specfucore_ln147" fromId="996" toId="607">
</dataflow>
<dataflow id="2038" from="StgValue_998" to="specfucore_ln147" fromId="998" toId="607">
</dataflow>
<dataflow id="2039" from="mul_ln341" to="trunc_ln349" fromId="601" toId="608">
</dataflow>
<dataflow id="2040" from="m150" to="m151" fromId="591" toId="609">
</dataflow>
<dataflow id="2041" from="sext_ln342" to="m151" fromId="592" toId="609">
</dataflow>
<dataflow id="2042" from="m153" to="sext_ln343" fromId="602" toId="610">
</dataflow>
<dataflow id="2043" from="m147" to="sext_ln343_1" fromId="580" toId="611">
</dataflow>
<dataflow id="2044" from="sext_ln343" to="mul_ln343" fromId="610" toId="612">
</dataflow>
<dataflow id="2045" from="sext_ln343_1" to="mul_ln343" fromId="611" toId="612">
</dataflow>
<dataflow id="2046" from="_ssdm_op_SpecFUCore" to="specfucore_ln146" fromId="991" toId="613">
</dataflow>
<dataflow id="2047" from="mul_ln343" to="specfucore_ln146" fromId="612" toId="613">
</dataflow>
<dataflow id="2048" from="StgValue_994" to="specfucore_ln146" fromId="994" toId="613">
</dataflow>
<dataflow id="2049" from="StgValue_996" to="specfucore_ln146" fromId="996" toId="613">
</dataflow>
<dataflow id="2050" from="StgValue_998" to="specfucore_ln146" fromId="998" toId="613">
</dataflow>
<dataflow id="2051" from="mul_ln343" to="m155" fromId="612" toId="614">
</dataflow>
<dataflow id="2052" from="m156" to="sext_ln345" fromId="606" toId="615">
</dataflow>
<dataflow id="2053" from="m149" to="sext_ln345_1" fromId="583" toId="616">
</dataflow>
<dataflow id="2054" from="sext_ln345_1" to="m157" fromId="616" toId="617">
</dataflow>
<dataflow id="2055" from="sext_ln345" to="m157" fromId="615" toId="617">
</dataflow>
<dataflow id="2056" from="mul_ln343" to="trunc_ln349_1" fromId="612" toId="618">
</dataflow>
<dataflow id="2057" from="m157" to="sext_ln374" fromId="617" toId="619">
</dataflow>
<dataflow id="2058" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln374" fromId="1048" toId="620">
</dataflow>
<dataflow id="2059" from="out_data_14" to="write_ln374" fromId="972" toId="620">
</dataflow>
<dataflow id="2060" from="sext_ln374" to="write_ln374" fromId="619" toId="620">
</dataflow>
<dataflow id="2061" from="m150" to="m151" fromId="591" toId="621">
</dataflow>
<dataflow id="2062" from="sext_ln342" to="m151" fromId="592" toId="621">
</dataflow>
<dataflow id="2063" from="m151" to="m154" fromId="621" toId="622">
</dataflow>
<dataflow id="2064" from="m151" to="m154" fromId="621" toId="622">
</dataflow>
<dataflow id="2065" from="m155" to="zext_ln347_1" fromId="614" toId="623">
</dataflow>
<dataflow id="2066" from="m156" to="sext_ln348_1" fromId="606" toId="624">
</dataflow>
<dataflow id="2067" from="zext_ln347_1" to="mul_ln348" fromId="623" toId="625">
</dataflow>
<dataflow id="2068" from="sext_ln348_1" to="mul_ln348" fromId="624" toId="625">
</dataflow>
<dataflow id="2069" from="mul_ln348" to="trunc_ln355" fromId="625" toId="626">
</dataflow>
<dataflow id="2070" from="_ssdm_op_SpecFUCore" to="specfucore_ln151" fromId="991" toId="627">
</dataflow>
<dataflow id="2071" from="mul_ln348" to="specfucore_ln151" fromId="625" toId="627">
</dataflow>
<dataflow id="2072" from="StgValue_994" to="specfucore_ln151" fromId="994" toId="627">
</dataflow>
<dataflow id="2073" from="StgValue_996" to="specfucore_ln151" fromId="996" toId="627">
</dataflow>
<dataflow id="2074" from="StgValue_998" to="specfucore_ln151" fromId="998" toId="627">
</dataflow>
<dataflow id="2075" from="trunc_ln349_1" to="m161" fromId="618" toId="628">
</dataflow>
<dataflow id="2076" from="trunc_ln349" to="m161" fromId="608" toId="628">
</dataflow>
<dataflow id="2077" from="m161" to="trunc_ln357_1" fromId="628" toId="629">
</dataflow>
<dataflow id="2078" from="m149" to="sext_ln340" fromId="583" toId="630">
</dataflow>
<dataflow id="2079" from="m151" to="zext_ln346" fromId="621" toId="631">
</dataflow>
<dataflow id="2080" from="zext_ln346" to="mul_ln346" fromId="631" toId="632">
</dataflow>
<dataflow id="2081" from="sext_ln340" to="mul_ln346" fromId="630" toId="632">
</dataflow>
<dataflow id="2082" from="mul_ln346" to="m158" fromId="632" toId="633">
</dataflow>
<dataflow id="2083" from="_ssdm_op_SpecFUCore" to="specfucore_ln149" fromId="991" toId="634">
</dataflow>
<dataflow id="2084" from="mul_ln346" to="specfucore_ln149" fromId="632" toId="634">
</dataflow>
<dataflow id="2085" from="StgValue_994" to="specfucore_ln149" fromId="994" toId="634">
</dataflow>
<dataflow id="2086" from="StgValue_996" to="specfucore_ln149" fromId="996" toId="634">
</dataflow>
<dataflow id="2087" from="StgValue_998" to="specfucore_ln149" fromId="998" toId="634">
</dataflow>
<dataflow id="2088" from="m155" to="sext_ln347" fromId="614" toId="635">
</dataflow>
<dataflow id="2089" from="m154" to="sext_ln347_1" fromId="622" toId="636">
</dataflow>
<dataflow id="2090" from="sext_ln347" to="mul_ln347" fromId="635" toId="637">
</dataflow>
<dataflow id="2091" from="sext_ln347_1" to="mul_ln347" fromId="636" toId="637">
</dataflow>
<dataflow id="2092" from="_ssdm_op_SpecFUCore" to="specfucore_ln150" fromId="991" toId="638">
</dataflow>
<dataflow id="2093" from="mul_ln347" to="specfucore_ln150" fromId="637" toId="638">
</dataflow>
<dataflow id="2094" from="StgValue_994" to="specfucore_ln150" fromId="994" toId="638">
</dataflow>
<dataflow id="2095" from="StgValue_996" to="specfucore_ln150" fromId="996" toId="638">
</dataflow>
<dataflow id="2096" from="StgValue_998" to="specfucore_ln150" fromId="998" toId="638">
</dataflow>
<dataflow id="2097" from="mul_ln347" to="m159" fromId="637" toId="639">
</dataflow>
<dataflow id="2098" from="_ssdm_op_SpecFUCore" to="specfucore_ln153" fromId="991" toId="640">
</dataflow>
<dataflow id="2099" from="mul_ln347" to="specfucore_ln153" fromId="637" toId="640">
</dataflow>
<dataflow id="2100" from="StgValue_994" to="specfucore_ln153" fromId="994" toId="640">
</dataflow>
<dataflow id="2101" from="StgValue_996" to="specfucore_ln153" fromId="996" toId="640">
</dataflow>
<dataflow id="2102" from="StgValue_998" to="specfucore_ln153" fromId="998" toId="640">
</dataflow>
<dataflow id="2103" from="mul_ln347" to="m162" fromId="637" toId="641">
</dataflow>
<dataflow id="2104" from="_ssdm_op_SpecFUCore" to="specfucore_ln154" fromId="991" toId="642">
</dataflow>
<dataflow id="2105" from="mul_ln347" to="specfucore_ln154" fromId="637" toId="642">
</dataflow>
<dataflow id="2106" from="StgValue_994" to="specfucore_ln154" fromId="994" toId="642">
</dataflow>
<dataflow id="2107" from="StgValue_996" to="specfucore_ln154" fromId="996" toId="642">
</dataflow>
<dataflow id="2108" from="StgValue_998" to="specfucore_ln154" fromId="998" toId="642">
</dataflow>
<dataflow id="2109" from="mul_ln347" to="m163" fromId="637" toId="643">
</dataflow>
<dataflow id="2110" from="trunc_ln355" to="m167" fromId="626" toId="644">
</dataflow>
<dataflow id="2111" from="m161" to="m167" fromId="628" toId="644">
</dataflow>
<dataflow id="2112" from="m159" to="sext_ln375" fromId="639" toId="645">
</dataflow>
<dataflow id="2113" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln375" fromId="1048" toId="646">
</dataflow>
<dataflow id="2114" from="out_data_15" to="write_ln375" fromId="973" toId="646">
</dataflow>
<dataflow id="2115" from="sext_ln375" to="write_ln375" fromId="645" toId="646">
</dataflow>
<dataflow id="2116" from="m162" to="sext_ln376" fromId="641" toId="647">
</dataflow>
<dataflow id="2117" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln376" fromId="1048" toId="648">
</dataflow>
<dataflow id="2118" from="out_data_16" to="write_ln376" fromId="974" toId="648">
</dataflow>
<dataflow id="2119" from="sext_ln376" to="write_ln376" fromId="647" toId="648">
</dataflow>
<dataflow id="2120" from="m163" to="sext_ln377" fromId="643" toId="649">
</dataflow>
<dataflow id="2121" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln377" fromId="1048" toId="650">
</dataflow>
<dataflow id="2122" from="out_data_17" to="write_ln377" fromId="975" toId="650">
</dataflow>
<dataflow id="2123" from="sext_ln377" to="write_ln377" fromId="649" toId="650">
</dataflow>
<dataflow id="2124" from="m155" to="zext_ln347" fromId="614" toId="651">
</dataflow>
<dataflow id="2125" from="m156" to="sext_ln348" fromId="606" toId="652">
</dataflow>
<dataflow id="2126" from="m158" to="sext_ln352" fromId="633" toId="653">
</dataflow>
<dataflow id="2127" from="m158" to="sext_ln352_1" fromId="633" toId="654">
</dataflow>
<dataflow id="2128" from="zext_ln347" to="mul_ln352" fromId="651" toId="655">
</dataflow>
<dataflow id="2129" from="sext_ln352_1" to="mul_ln352" fromId="654" toId="655">
</dataflow>
<dataflow id="2130" from="mul_ln352" to="m164" fromId="655" toId="656">
</dataflow>
<dataflow id="2131" from="_ssdm_op_SpecFUCore" to="specfucore_ln155" fromId="991" toId="657">
</dataflow>
<dataflow id="2132" from="mul_ln352" to="specfucore_ln155" fromId="655" toId="657">
</dataflow>
<dataflow id="2133" from="StgValue_994" to="specfucore_ln155" fromId="994" toId="657">
</dataflow>
<dataflow id="2134" from="StgValue_996" to="specfucore_ln155" fromId="996" toId="657">
</dataflow>
<dataflow id="2135" from="StgValue_998" to="specfucore_ln155" fromId="998" toId="657">
</dataflow>
<dataflow id="2136" from="sext_ln352" to="mul_ln353" fromId="653" toId="658">
</dataflow>
<dataflow id="2137" from="sext_ln348" to="mul_ln353" fromId="652" toId="658">
</dataflow>
<dataflow id="2138" from="_ssdm_op_SpecFUCore" to="specfucore_ln156" fromId="991" toId="659">
</dataflow>
<dataflow id="2139" from="mul_ln353" to="specfucore_ln156" fromId="658" toId="659">
</dataflow>
<dataflow id="2140" from="StgValue_994" to="specfucore_ln156" fromId="994" toId="659">
</dataflow>
<dataflow id="2141" from="StgValue_996" to="specfucore_ln156" fromId="996" toId="659">
</dataflow>
<dataflow id="2142" from="StgValue_998" to="specfucore_ln156" fromId="998" toId="659">
</dataflow>
<dataflow id="2143" from="mul_ln353" to="m165" fromId="658" toId="660">
</dataflow>
<dataflow id="2144" from="m161" to="zext_ln354" fromId="628" toId="661">
</dataflow>
<dataflow id="2145" from="sext_ln352" to="mul_ln354" fromId="653" toId="662">
</dataflow>
<dataflow id="2146" from="zext_ln354" to="mul_ln354" fromId="661" toId="662">
</dataflow>
<dataflow id="2147" from="mul_ln354" to="trunc_ln357" fromId="662" toId="663">
</dataflow>
<dataflow id="2148" from="_ssdm_op_SpecFUCore" to="specfucore_ln157" fromId="991" toId="664">
</dataflow>
<dataflow id="2149" from="mul_ln354" to="specfucore_ln157" fromId="662" toId="664">
</dataflow>
<dataflow id="2150" from="StgValue_994" to="specfucore_ln157" fromId="994" toId="664">
</dataflow>
<dataflow id="2151" from="StgValue_996" to="specfucore_ln157" fromId="996" toId="664">
</dataflow>
<dataflow id="2152" from="StgValue_998" to="specfucore_ln157" fromId="998" toId="664">
</dataflow>
<dataflow id="2153" from="m161" to="sext_ln358" fromId="628" toId="665">
</dataflow>
<dataflow id="2154" from="m167" to="sext_ln358_1" fromId="644" toId="666">
</dataflow>
<dataflow id="2155" from="sext_ln358" to="mul_ln358" fromId="665" toId="667">
</dataflow>
<dataflow id="2156" from="sext_ln358_1" to="mul_ln358" fromId="666" toId="667">
</dataflow>
<dataflow id="2157" from="m164" to="sext_ln378" fromId="656" toId="668">
</dataflow>
<dataflow id="2158" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln378" fromId="1048" toId="669">
</dataflow>
<dataflow id="2159" from="out_data_18" to="write_ln378" fromId="976" toId="669">
</dataflow>
<dataflow id="2160" from="sext_ln378" to="write_ln378" fromId="668" toId="669">
</dataflow>
<dataflow id="2161" from="m165" to="sext_ln379" fromId="660" toId="670">
</dataflow>
<dataflow id="2162" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln379" fromId="1048" toId="671">
</dataflow>
<dataflow id="2163" from="out_data_19" to="write_ln379" fromId="977" toId="671">
</dataflow>
<dataflow id="2164" from="sext_ln379" to="write_ln379" fromId="670" toId="671">
</dataflow>
<dataflow id="2166" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln6" fromId="2165" toId="672">
</dataflow>
<dataflow id="2168" from="empty_80" to="spectopmodule_ln6" fromId="2167" toId="672">
</dataflow>
<dataflow id="2170" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="673">
</dataflow>
<dataflow id="2171" from="in_data_0" to="specbitsmap_ln0" fromId="949" toId="673">
</dataflow>
<dataflow id="2173" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="674">
</dataflow>
<dataflow id="2174" from="in_data_0" to="specinterface_ln0" fromId="949" toId="674">
</dataflow>
<dataflow id="2176" from="empty_78" to="specinterface_ln0" fromId="2175" toId="674">
</dataflow>
<dataflow id="2178" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2179" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2181" from="empty_79" to="specinterface_ln0" fromId="2180" toId="674">
</dataflow>
<dataflow id="2182" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2183" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2184" from="empty_79" to="specinterface_ln0" fromId="2180" toId="674">
</dataflow>
<dataflow id="2185" from="empty_79" to="specinterface_ln0" fromId="2180" toId="674">
</dataflow>
<dataflow id="2186" from="empty_79" to="specinterface_ln0" fromId="2180" toId="674">
</dataflow>
<dataflow id="2187" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2188" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2189" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2190" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2191" from="empty_79" to="specinterface_ln0" fromId="2180" toId="674">
</dataflow>
<dataflow id="2192" from="empty_79" to="specinterface_ln0" fromId="2180" toId="674">
</dataflow>
<dataflow id="2194" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="674">
</dataflow>
<dataflow id="2195" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2196" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="674">
</dataflow>
<dataflow id="2197" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="675">
</dataflow>
<dataflow id="2198" from="in_data_1" to="specbitsmap_ln0" fromId="950" toId="675">
</dataflow>
<dataflow id="2199" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="676">
</dataflow>
<dataflow id="2200" from="in_data_1" to="specinterface_ln0" fromId="950" toId="676">
</dataflow>
<dataflow id="2201" from="empty_78" to="specinterface_ln0" fromId="2175" toId="676">
</dataflow>
<dataflow id="2202" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2203" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2204" from="empty_79" to="specinterface_ln0" fromId="2180" toId="676">
</dataflow>
<dataflow id="2205" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2206" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2207" from="empty_79" to="specinterface_ln0" fromId="2180" toId="676">
</dataflow>
<dataflow id="2208" from="empty_79" to="specinterface_ln0" fromId="2180" toId="676">
</dataflow>
<dataflow id="2209" from="empty_79" to="specinterface_ln0" fromId="2180" toId="676">
</dataflow>
<dataflow id="2210" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2211" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2212" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2213" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2214" from="empty_79" to="specinterface_ln0" fromId="2180" toId="676">
</dataflow>
<dataflow id="2215" from="empty_79" to="specinterface_ln0" fromId="2180" toId="676">
</dataflow>
<dataflow id="2216" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="676">
</dataflow>
<dataflow id="2217" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2218" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="676">
</dataflow>
<dataflow id="2219" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="677">
</dataflow>
<dataflow id="2220" from="in_data_2" to="specbitsmap_ln0" fromId="951" toId="677">
</dataflow>
<dataflow id="2221" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="678">
</dataflow>
<dataflow id="2222" from="in_data_2" to="specinterface_ln0" fromId="951" toId="678">
</dataflow>
<dataflow id="2223" from="empty_78" to="specinterface_ln0" fromId="2175" toId="678">
</dataflow>
<dataflow id="2224" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2225" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2226" from="empty_79" to="specinterface_ln0" fromId="2180" toId="678">
</dataflow>
<dataflow id="2227" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2228" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2229" from="empty_79" to="specinterface_ln0" fromId="2180" toId="678">
</dataflow>
<dataflow id="2230" from="empty_79" to="specinterface_ln0" fromId="2180" toId="678">
</dataflow>
<dataflow id="2231" from="empty_79" to="specinterface_ln0" fromId="2180" toId="678">
</dataflow>
<dataflow id="2232" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2233" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2234" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2235" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2236" from="empty_79" to="specinterface_ln0" fromId="2180" toId="678">
</dataflow>
<dataflow id="2237" from="empty_79" to="specinterface_ln0" fromId="2180" toId="678">
</dataflow>
<dataflow id="2238" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="678">
</dataflow>
<dataflow id="2239" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2240" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="678">
</dataflow>
<dataflow id="2241" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="679">
</dataflow>
<dataflow id="2242" from="in_data_3" to="specbitsmap_ln0" fromId="952" toId="679">
</dataflow>
<dataflow id="2243" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="680">
</dataflow>
<dataflow id="2244" from="in_data_3" to="specinterface_ln0" fromId="952" toId="680">
</dataflow>
<dataflow id="2245" from="empty_78" to="specinterface_ln0" fromId="2175" toId="680">
</dataflow>
<dataflow id="2246" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2247" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2248" from="empty_79" to="specinterface_ln0" fromId="2180" toId="680">
</dataflow>
<dataflow id="2249" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2250" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2251" from="empty_79" to="specinterface_ln0" fromId="2180" toId="680">
</dataflow>
<dataflow id="2252" from="empty_79" to="specinterface_ln0" fromId="2180" toId="680">
</dataflow>
<dataflow id="2253" from="empty_79" to="specinterface_ln0" fromId="2180" toId="680">
</dataflow>
<dataflow id="2254" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2255" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2256" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2257" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2258" from="empty_79" to="specinterface_ln0" fromId="2180" toId="680">
</dataflow>
<dataflow id="2259" from="empty_79" to="specinterface_ln0" fromId="2180" toId="680">
</dataflow>
<dataflow id="2260" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="680">
</dataflow>
<dataflow id="2261" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2262" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="680">
</dataflow>
<dataflow id="2263" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="681">
</dataflow>
<dataflow id="2264" from="in_data_4" to="specbitsmap_ln0" fromId="953" toId="681">
</dataflow>
<dataflow id="2265" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="682">
</dataflow>
<dataflow id="2266" from="in_data_4" to="specinterface_ln0" fromId="953" toId="682">
</dataflow>
<dataflow id="2267" from="empty_78" to="specinterface_ln0" fromId="2175" toId="682">
</dataflow>
<dataflow id="2268" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2269" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2270" from="empty_79" to="specinterface_ln0" fromId="2180" toId="682">
</dataflow>
<dataflow id="2271" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2272" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2273" from="empty_79" to="specinterface_ln0" fromId="2180" toId="682">
</dataflow>
<dataflow id="2274" from="empty_79" to="specinterface_ln0" fromId="2180" toId="682">
</dataflow>
<dataflow id="2275" from="empty_79" to="specinterface_ln0" fromId="2180" toId="682">
</dataflow>
<dataflow id="2276" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2277" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2278" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2279" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2280" from="empty_79" to="specinterface_ln0" fromId="2180" toId="682">
</dataflow>
<dataflow id="2281" from="empty_79" to="specinterface_ln0" fromId="2180" toId="682">
</dataflow>
<dataflow id="2282" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="682">
</dataflow>
<dataflow id="2283" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2284" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="682">
</dataflow>
<dataflow id="2285" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="683">
</dataflow>
<dataflow id="2286" from="in_data_5" to="specbitsmap_ln0" fromId="954" toId="683">
</dataflow>
<dataflow id="2287" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="684">
</dataflow>
<dataflow id="2288" from="in_data_5" to="specinterface_ln0" fromId="954" toId="684">
</dataflow>
<dataflow id="2289" from="empty_78" to="specinterface_ln0" fromId="2175" toId="684">
</dataflow>
<dataflow id="2290" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2291" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2292" from="empty_79" to="specinterface_ln0" fromId="2180" toId="684">
</dataflow>
<dataflow id="2293" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2294" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2295" from="empty_79" to="specinterface_ln0" fromId="2180" toId="684">
</dataflow>
<dataflow id="2296" from="empty_79" to="specinterface_ln0" fromId="2180" toId="684">
</dataflow>
<dataflow id="2297" from="empty_79" to="specinterface_ln0" fromId="2180" toId="684">
</dataflow>
<dataflow id="2298" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2299" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2300" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2301" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2302" from="empty_79" to="specinterface_ln0" fromId="2180" toId="684">
</dataflow>
<dataflow id="2303" from="empty_79" to="specinterface_ln0" fromId="2180" toId="684">
</dataflow>
<dataflow id="2304" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="684">
</dataflow>
<dataflow id="2305" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2306" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="684">
</dataflow>
<dataflow id="2307" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="685">
</dataflow>
<dataflow id="2308" from="in_data_6" to="specbitsmap_ln0" fromId="955" toId="685">
</dataflow>
<dataflow id="2309" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="686">
</dataflow>
<dataflow id="2310" from="in_data_6" to="specinterface_ln0" fromId="955" toId="686">
</dataflow>
<dataflow id="2311" from="empty_78" to="specinterface_ln0" fromId="2175" toId="686">
</dataflow>
<dataflow id="2312" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2313" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2314" from="empty_79" to="specinterface_ln0" fromId="2180" toId="686">
</dataflow>
<dataflow id="2315" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2316" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2317" from="empty_79" to="specinterface_ln0" fromId="2180" toId="686">
</dataflow>
<dataflow id="2318" from="empty_79" to="specinterface_ln0" fromId="2180" toId="686">
</dataflow>
<dataflow id="2319" from="empty_79" to="specinterface_ln0" fromId="2180" toId="686">
</dataflow>
<dataflow id="2320" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2321" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2322" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2323" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2324" from="empty_79" to="specinterface_ln0" fromId="2180" toId="686">
</dataflow>
<dataflow id="2325" from="empty_79" to="specinterface_ln0" fromId="2180" toId="686">
</dataflow>
<dataflow id="2326" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="686">
</dataflow>
<dataflow id="2327" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2328" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="686">
</dataflow>
<dataflow id="2329" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="687">
</dataflow>
<dataflow id="2330" from="in_data_7" to="specbitsmap_ln0" fromId="956" toId="687">
</dataflow>
<dataflow id="2331" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="688">
</dataflow>
<dataflow id="2332" from="in_data_7" to="specinterface_ln0" fromId="956" toId="688">
</dataflow>
<dataflow id="2333" from="empty_78" to="specinterface_ln0" fromId="2175" toId="688">
</dataflow>
<dataflow id="2334" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2335" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2336" from="empty_79" to="specinterface_ln0" fromId="2180" toId="688">
</dataflow>
<dataflow id="2337" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2338" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2339" from="empty_79" to="specinterface_ln0" fromId="2180" toId="688">
</dataflow>
<dataflow id="2340" from="empty_79" to="specinterface_ln0" fromId="2180" toId="688">
</dataflow>
<dataflow id="2341" from="empty_79" to="specinterface_ln0" fromId="2180" toId="688">
</dataflow>
<dataflow id="2342" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2343" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2344" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2345" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2346" from="empty_79" to="specinterface_ln0" fromId="2180" toId="688">
</dataflow>
<dataflow id="2347" from="empty_79" to="specinterface_ln0" fromId="2180" toId="688">
</dataflow>
<dataflow id="2348" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="688">
</dataflow>
<dataflow id="2349" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2350" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="688">
</dataflow>
<dataflow id="2351" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="689">
</dataflow>
<dataflow id="2352" from="in_data_8" to="specbitsmap_ln0" fromId="957" toId="689">
</dataflow>
<dataflow id="2353" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="690">
</dataflow>
<dataflow id="2354" from="in_data_8" to="specinterface_ln0" fromId="957" toId="690">
</dataflow>
<dataflow id="2355" from="empty_78" to="specinterface_ln0" fromId="2175" toId="690">
</dataflow>
<dataflow id="2356" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2357" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2358" from="empty_79" to="specinterface_ln0" fromId="2180" toId="690">
</dataflow>
<dataflow id="2359" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2360" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2361" from="empty_79" to="specinterface_ln0" fromId="2180" toId="690">
</dataflow>
<dataflow id="2362" from="empty_79" to="specinterface_ln0" fromId="2180" toId="690">
</dataflow>
<dataflow id="2363" from="empty_79" to="specinterface_ln0" fromId="2180" toId="690">
</dataflow>
<dataflow id="2364" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2365" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2366" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2367" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2368" from="empty_79" to="specinterface_ln0" fromId="2180" toId="690">
</dataflow>
<dataflow id="2369" from="empty_79" to="specinterface_ln0" fromId="2180" toId="690">
</dataflow>
<dataflow id="2370" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="690">
</dataflow>
<dataflow id="2371" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2372" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="690">
</dataflow>
<dataflow id="2373" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="691">
</dataflow>
<dataflow id="2374" from="out_data_0" to="specbitsmap_ln0" fromId="958" toId="691">
</dataflow>
<dataflow id="2375" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="692">
</dataflow>
<dataflow id="2376" from="out_data_0" to="specinterface_ln0" fromId="958" toId="692">
</dataflow>
<dataflow id="2377" from="empty_78" to="specinterface_ln0" fromId="2175" toId="692">
</dataflow>
<dataflow id="2378" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2379" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2380" from="empty_79" to="specinterface_ln0" fromId="2180" toId="692">
</dataflow>
<dataflow id="2381" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2382" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2383" from="empty_79" to="specinterface_ln0" fromId="2180" toId="692">
</dataflow>
<dataflow id="2384" from="empty_79" to="specinterface_ln0" fromId="2180" toId="692">
</dataflow>
<dataflow id="2385" from="empty_79" to="specinterface_ln0" fromId="2180" toId="692">
</dataflow>
<dataflow id="2386" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2387" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2388" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2389" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2390" from="empty_79" to="specinterface_ln0" fromId="2180" toId="692">
</dataflow>
<dataflow id="2391" from="empty_79" to="specinterface_ln0" fromId="2180" toId="692">
</dataflow>
<dataflow id="2392" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="692">
</dataflow>
<dataflow id="2393" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2394" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="692">
</dataflow>
<dataflow id="2395" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="693">
</dataflow>
<dataflow id="2396" from="out_data_1" to="specbitsmap_ln0" fromId="959" toId="693">
</dataflow>
<dataflow id="2397" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="694">
</dataflow>
<dataflow id="2398" from="out_data_1" to="specinterface_ln0" fromId="959" toId="694">
</dataflow>
<dataflow id="2399" from="empty_78" to="specinterface_ln0" fromId="2175" toId="694">
</dataflow>
<dataflow id="2400" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2401" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2402" from="empty_79" to="specinterface_ln0" fromId="2180" toId="694">
</dataflow>
<dataflow id="2403" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2404" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2405" from="empty_79" to="specinterface_ln0" fromId="2180" toId="694">
</dataflow>
<dataflow id="2406" from="empty_79" to="specinterface_ln0" fromId="2180" toId="694">
</dataflow>
<dataflow id="2407" from="empty_79" to="specinterface_ln0" fromId="2180" toId="694">
</dataflow>
<dataflow id="2408" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2409" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2410" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2411" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2412" from="empty_79" to="specinterface_ln0" fromId="2180" toId="694">
</dataflow>
<dataflow id="2413" from="empty_79" to="specinterface_ln0" fromId="2180" toId="694">
</dataflow>
<dataflow id="2414" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="694">
</dataflow>
<dataflow id="2415" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2416" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="694">
</dataflow>
<dataflow id="2417" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="695">
</dataflow>
<dataflow id="2418" from="out_data_2" to="specbitsmap_ln0" fromId="960" toId="695">
</dataflow>
<dataflow id="2419" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="696">
</dataflow>
<dataflow id="2420" from="out_data_2" to="specinterface_ln0" fromId="960" toId="696">
</dataflow>
<dataflow id="2421" from="empty_78" to="specinterface_ln0" fromId="2175" toId="696">
</dataflow>
<dataflow id="2422" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2423" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2424" from="empty_79" to="specinterface_ln0" fromId="2180" toId="696">
</dataflow>
<dataflow id="2425" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2426" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2427" from="empty_79" to="specinterface_ln0" fromId="2180" toId="696">
</dataflow>
<dataflow id="2428" from="empty_79" to="specinterface_ln0" fromId="2180" toId="696">
</dataflow>
<dataflow id="2429" from="empty_79" to="specinterface_ln0" fromId="2180" toId="696">
</dataflow>
<dataflow id="2430" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2431" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2432" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2433" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2434" from="empty_79" to="specinterface_ln0" fromId="2180" toId="696">
</dataflow>
<dataflow id="2435" from="empty_79" to="specinterface_ln0" fromId="2180" toId="696">
</dataflow>
<dataflow id="2436" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="696">
</dataflow>
<dataflow id="2437" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2438" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="696">
</dataflow>
<dataflow id="2439" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="697">
</dataflow>
<dataflow id="2440" from="out_data_3" to="specbitsmap_ln0" fromId="961" toId="697">
</dataflow>
<dataflow id="2441" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="698">
</dataflow>
<dataflow id="2442" from="out_data_3" to="specinterface_ln0" fromId="961" toId="698">
</dataflow>
<dataflow id="2443" from="empty_78" to="specinterface_ln0" fromId="2175" toId="698">
</dataflow>
<dataflow id="2444" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2445" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2446" from="empty_79" to="specinterface_ln0" fromId="2180" toId="698">
</dataflow>
<dataflow id="2447" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2448" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2449" from="empty_79" to="specinterface_ln0" fromId="2180" toId="698">
</dataflow>
<dataflow id="2450" from="empty_79" to="specinterface_ln0" fromId="2180" toId="698">
</dataflow>
<dataflow id="2451" from="empty_79" to="specinterface_ln0" fromId="2180" toId="698">
</dataflow>
<dataflow id="2452" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2453" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2454" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2455" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2456" from="empty_79" to="specinterface_ln0" fromId="2180" toId="698">
</dataflow>
<dataflow id="2457" from="empty_79" to="specinterface_ln0" fromId="2180" toId="698">
</dataflow>
<dataflow id="2458" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="698">
</dataflow>
<dataflow id="2459" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2460" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="698">
</dataflow>
<dataflow id="2461" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="699">
</dataflow>
<dataflow id="2462" from="out_data_4" to="specbitsmap_ln0" fromId="962" toId="699">
</dataflow>
<dataflow id="2463" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="700">
</dataflow>
<dataflow id="2464" from="out_data_4" to="specinterface_ln0" fromId="962" toId="700">
</dataflow>
<dataflow id="2465" from="empty_78" to="specinterface_ln0" fromId="2175" toId="700">
</dataflow>
<dataflow id="2466" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2467" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2468" from="empty_79" to="specinterface_ln0" fromId="2180" toId="700">
</dataflow>
<dataflow id="2469" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2470" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2471" from="empty_79" to="specinterface_ln0" fromId="2180" toId="700">
</dataflow>
<dataflow id="2472" from="empty_79" to="specinterface_ln0" fromId="2180" toId="700">
</dataflow>
<dataflow id="2473" from="empty_79" to="specinterface_ln0" fromId="2180" toId="700">
</dataflow>
<dataflow id="2474" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2475" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2476" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2477" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2478" from="empty_79" to="specinterface_ln0" fromId="2180" toId="700">
</dataflow>
<dataflow id="2479" from="empty_79" to="specinterface_ln0" fromId="2180" toId="700">
</dataflow>
<dataflow id="2480" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="700">
</dataflow>
<dataflow id="2481" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2482" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="700">
</dataflow>
<dataflow id="2483" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="701">
</dataflow>
<dataflow id="2484" from="out_data_5" to="specbitsmap_ln0" fromId="963" toId="701">
</dataflow>
<dataflow id="2485" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="702">
</dataflow>
<dataflow id="2486" from="out_data_5" to="specinterface_ln0" fromId="963" toId="702">
</dataflow>
<dataflow id="2487" from="empty_78" to="specinterface_ln0" fromId="2175" toId="702">
</dataflow>
<dataflow id="2488" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2489" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2490" from="empty_79" to="specinterface_ln0" fromId="2180" toId="702">
</dataflow>
<dataflow id="2491" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2492" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2493" from="empty_79" to="specinterface_ln0" fromId="2180" toId="702">
</dataflow>
<dataflow id="2494" from="empty_79" to="specinterface_ln0" fromId="2180" toId="702">
</dataflow>
<dataflow id="2495" from="empty_79" to="specinterface_ln0" fromId="2180" toId="702">
</dataflow>
<dataflow id="2496" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2497" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2498" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2499" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2500" from="empty_79" to="specinterface_ln0" fromId="2180" toId="702">
</dataflow>
<dataflow id="2501" from="empty_79" to="specinterface_ln0" fromId="2180" toId="702">
</dataflow>
<dataflow id="2502" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="702">
</dataflow>
<dataflow id="2503" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2504" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="702">
</dataflow>
<dataflow id="2505" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="703">
</dataflow>
<dataflow id="2506" from="out_data_6" to="specbitsmap_ln0" fromId="964" toId="703">
</dataflow>
<dataflow id="2507" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="704">
</dataflow>
<dataflow id="2508" from="out_data_6" to="specinterface_ln0" fromId="964" toId="704">
</dataflow>
<dataflow id="2509" from="empty_78" to="specinterface_ln0" fromId="2175" toId="704">
</dataflow>
<dataflow id="2510" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2511" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2512" from="empty_79" to="specinterface_ln0" fromId="2180" toId="704">
</dataflow>
<dataflow id="2513" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2514" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2515" from="empty_79" to="specinterface_ln0" fromId="2180" toId="704">
</dataflow>
<dataflow id="2516" from="empty_79" to="specinterface_ln0" fromId="2180" toId="704">
</dataflow>
<dataflow id="2517" from="empty_79" to="specinterface_ln0" fromId="2180" toId="704">
</dataflow>
<dataflow id="2518" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2519" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2520" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2521" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2522" from="empty_79" to="specinterface_ln0" fromId="2180" toId="704">
</dataflow>
<dataflow id="2523" from="empty_79" to="specinterface_ln0" fromId="2180" toId="704">
</dataflow>
<dataflow id="2524" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="704">
</dataflow>
<dataflow id="2525" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2526" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="704">
</dataflow>
<dataflow id="2527" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="705">
</dataflow>
<dataflow id="2528" from="out_data_7" to="specbitsmap_ln0" fromId="965" toId="705">
</dataflow>
<dataflow id="2529" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="706">
</dataflow>
<dataflow id="2530" from="out_data_7" to="specinterface_ln0" fromId="965" toId="706">
</dataflow>
<dataflow id="2531" from="empty_78" to="specinterface_ln0" fromId="2175" toId="706">
</dataflow>
<dataflow id="2532" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2533" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2534" from="empty_79" to="specinterface_ln0" fromId="2180" toId="706">
</dataflow>
<dataflow id="2535" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2536" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2537" from="empty_79" to="specinterface_ln0" fromId="2180" toId="706">
</dataflow>
<dataflow id="2538" from="empty_79" to="specinterface_ln0" fromId="2180" toId="706">
</dataflow>
<dataflow id="2539" from="empty_79" to="specinterface_ln0" fromId="2180" toId="706">
</dataflow>
<dataflow id="2540" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2541" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2542" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2543" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2544" from="empty_79" to="specinterface_ln0" fromId="2180" toId="706">
</dataflow>
<dataflow id="2545" from="empty_79" to="specinterface_ln0" fromId="2180" toId="706">
</dataflow>
<dataflow id="2546" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="706">
</dataflow>
<dataflow id="2547" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2548" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="706">
</dataflow>
<dataflow id="2549" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="707">
</dataflow>
<dataflow id="2550" from="out_data_8" to="specbitsmap_ln0" fromId="966" toId="707">
</dataflow>
<dataflow id="2551" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="708">
</dataflow>
<dataflow id="2552" from="out_data_8" to="specinterface_ln0" fromId="966" toId="708">
</dataflow>
<dataflow id="2553" from="empty_78" to="specinterface_ln0" fromId="2175" toId="708">
</dataflow>
<dataflow id="2554" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2555" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2556" from="empty_79" to="specinterface_ln0" fromId="2180" toId="708">
</dataflow>
<dataflow id="2557" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2558" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2559" from="empty_79" to="specinterface_ln0" fromId="2180" toId="708">
</dataflow>
<dataflow id="2560" from="empty_79" to="specinterface_ln0" fromId="2180" toId="708">
</dataflow>
<dataflow id="2561" from="empty_79" to="specinterface_ln0" fromId="2180" toId="708">
</dataflow>
<dataflow id="2562" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2563" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2564" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2565" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2566" from="empty_79" to="specinterface_ln0" fromId="2180" toId="708">
</dataflow>
<dataflow id="2567" from="empty_79" to="specinterface_ln0" fromId="2180" toId="708">
</dataflow>
<dataflow id="2568" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="708">
</dataflow>
<dataflow id="2569" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2570" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="708">
</dataflow>
<dataflow id="2571" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="709">
</dataflow>
<dataflow id="2572" from="out_data_9" to="specbitsmap_ln0" fromId="967" toId="709">
</dataflow>
<dataflow id="2573" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="710">
</dataflow>
<dataflow id="2574" from="out_data_9" to="specinterface_ln0" fromId="967" toId="710">
</dataflow>
<dataflow id="2575" from="empty_78" to="specinterface_ln0" fromId="2175" toId="710">
</dataflow>
<dataflow id="2576" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2577" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2578" from="empty_79" to="specinterface_ln0" fromId="2180" toId="710">
</dataflow>
<dataflow id="2579" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2580" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2581" from="empty_79" to="specinterface_ln0" fromId="2180" toId="710">
</dataflow>
<dataflow id="2582" from="empty_79" to="specinterface_ln0" fromId="2180" toId="710">
</dataflow>
<dataflow id="2583" from="empty_79" to="specinterface_ln0" fromId="2180" toId="710">
</dataflow>
<dataflow id="2584" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2585" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2586" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2587" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2588" from="empty_79" to="specinterface_ln0" fromId="2180" toId="710">
</dataflow>
<dataflow id="2589" from="empty_79" to="specinterface_ln0" fromId="2180" toId="710">
</dataflow>
<dataflow id="2590" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="710">
</dataflow>
<dataflow id="2591" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2592" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="710">
</dataflow>
<dataflow id="2593" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="711">
</dataflow>
<dataflow id="2594" from="out_data_10" to="specbitsmap_ln0" fromId="968" toId="711">
</dataflow>
<dataflow id="2595" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="712">
</dataflow>
<dataflow id="2596" from="out_data_10" to="specinterface_ln0" fromId="968" toId="712">
</dataflow>
<dataflow id="2597" from="empty_78" to="specinterface_ln0" fromId="2175" toId="712">
</dataflow>
<dataflow id="2598" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2599" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2600" from="empty_79" to="specinterface_ln0" fromId="2180" toId="712">
</dataflow>
<dataflow id="2601" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2602" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2603" from="empty_79" to="specinterface_ln0" fromId="2180" toId="712">
</dataflow>
<dataflow id="2604" from="empty_79" to="specinterface_ln0" fromId="2180" toId="712">
</dataflow>
<dataflow id="2605" from="empty_79" to="specinterface_ln0" fromId="2180" toId="712">
</dataflow>
<dataflow id="2606" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2607" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2608" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2609" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2610" from="empty_79" to="specinterface_ln0" fromId="2180" toId="712">
</dataflow>
<dataflow id="2611" from="empty_79" to="specinterface_ln0" fromId="2180" toId="712">
</dataflow>
<dataflow id="2612" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="712">
</dataflow>
<dataflow id="2613" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2614" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="712">
</dataflow>
<dataflow id="2615" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="713">
</dataflow>
<dataflow id="2616" from="out_data_11" to="specbitsmap_ln0" fromId="969" toId="713">
</dataflow>
<dataflow id="2617" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="714">
</dataflow>
<dataflow id="2618" from="out_data_11" to="specinterface_ln0" fromId="969" toId="714">
</dataflow>
<dataflow id="2619" from="empty_78" to="specinterface_ln0" fromId="2175" toId="714">
</dataflow>
<dataflow id="2620" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2621" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2622" from="empty_79" to="specinterface_ln0" fromId="2180" toId="714">
</dataflow>
<dataflow id="2623" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2624" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2625" from="empty_79" to="specinterface_ln0" fromId="2180" toId="714">
</dataflow>
<dataflow id="2626" from="empty_79" to="specinterface_ln0" fromId="2180" toId="714">
</dataflow>
<dataflow id="2627" from="empty_79" to="specinterface_ln0" fromId="2180" toId="714">
</dataflow>
<dataflow id="2628" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2629" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2630" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2631" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2632" from="empty_79" to="specinterface_ln0" fromId="2180" toId="714">
</dataflow>
<dataflow id="2633" from="empty_79" to="specinterface_ln0" fromId="2180" toId="714">
</dataflow>
<dataflow id="2634" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="714">
</dataflow>
<dataflow id="2635" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2636" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="714">
</dataflow>
<dataflow id="2637" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="715">
</dataflow>
<dataflow id="2638" from="out_data_12" to="specbitsmap_ln0" fromId="970" toId="715">
</dataflow>
<dataflow id="2639" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="716">
</dataflow>
<dataflow id="2640" from="out_data_12" to="specinterface_ln0" fromId="970" toId="716">
</dataflow>
<dataflow id="2641" from="empty_78" to="specinterface_ln0" fromId="2175" toId="716">
</dataflow>
<dataflow id="2642" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2643" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2644" from="empty_79" to="specinterface_ln0" fromId="2180" toId="716">
</dataflow>
<dataflow id="2645" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2646" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2647" from="empty_79" to="specinterface_ln0" fromId="2180" toId="716">
</dataflow>
<dataflow id="2648" from="empty_79" to="specinterface_ln0" fromId="2180" toId="716">
</dataflow>
<dataflow id="2649" from="empty_79" to="specinterface_ln0" fromId="2180" toId="716">
</dataflow>
<dataflow id="2650" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2651" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2652" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2653" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2654" from="empty_79" to="specinterface_ln0" fromId="2180" toId="716">
</dataflow>
<dataflow id="2655" from="empty_79" to="specinterface_ln0" fromId="2180" toId="716">
</dataflow>
<dataflow id="2656" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="716">
</dataflow>
<dataflow id="2657" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2658" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="716">
</dataflow>
<dataflow id="2659" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="717">
</dataflow>
<dataflow id="2660" from="out_data_13" to="specbitsmap_ln0" fromId="971" toId="717">
</dataflow>
<dataflow id="2661" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="718">
</dataflow>
<dataflow id="2662" from="out_data_13" to="specinterface_ln0" fromId="971" toId="718">
</dataflow>
<dataflow id="2663" from="empty_78" to="specinterface_ln0" fromId="2175" toId="718">
</dataflow>
<dataflow id="2664" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2665" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2666" from="empty_79" to="specinterface_ln0" fromId="2180" toId="718">
</dataflow>
<dataflow id="2667" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2668" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2669" from="empty_79" to="specinterface_ln0" fromId="2180" toId="718">
</dataflow>
<dataflow id="2670" from="empty_79" to="specinterface_ln0" fromId="2180" toId="718">
</dataflow>
<dataflow id="2671" from="empty_79" to="specinterface_ln0" fromId="2180" toId="718">
</dataflow>
<dataflow id="2672" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2673" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2674" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2675" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2676" from="empty_79" to="specinterface_ln0" fromId="2180" toId="718">
</dataflow>
<dataflow id="2677" from="empty_79" to="specinterface_ln0" fromId="2180" toId="718">
</dataflow>
<dataflow id="2678" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="718">
</dataflow>
<dataflow id="2679" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2680" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="718">
</dataflow>
<dataflow id="2681" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="719">
</dataflow>
<dataflow id="2682" from="out_data_14" to="specbitsmap_ln0" fromId="972" toId="719">
</dataflow>
<dataflow id="2683" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="720">
</dataflow>
<dataflow id="2684" from="out_data_14" to="specinterface_ln0" fromId="972" toId="720">
</dataflow>
<dataflow id="2685" from="empty_78" to="specinterface_ln0" fromId="2175" toId="720">
</dataflow>
<dataflow id="2686" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2687" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2688" from="empty_79" to="specinterface_ln0" fromId="2180" toId="720">
</dataflow>
<dataflow id="2689" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2690" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2691" from="empty_79" to="specinterface_ln0" fromId="2180" toId="720">
</dataflow>
<dataflow id="2692" from="empty_79" to="specinterface_ln0" fromId="2180" toId="720">
</dataflow>
<dataflow id="2693" from="empty_79" to="specinterface_ln0" fromId="2180" toId="720">
</dataflow>
<dataflow id="2694" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2695" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2696" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2697" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2698" from="empty_79" to="specinterface_ln0" fromId="2180" toId="720">
</dataflow>
<dataflow id="2699" from="empty_79" to="specinterface_ln0" fromId="2180" toId="720">
</dataflow>
<dataflow id="2700" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="720">
</dataflow>
<dataflow id="2701" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2702" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="720">
</dataflow>
<dataflow id="2703" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="721">
</dataflow>
<dataflow id="2704" from="out_data_15" to="specbitsmap_ln0" fromId="973" toId="721">
</dataflow>
<dataflow id="2705" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="722">
</dataflow>
<dataflow id="2706" from="out_data_15" to="specinterface_ln0" fromId="973" toId="722">
</dataflow>
<dataflow id="2707" from="empty_78" to="specinterface_ln0" fromId="2175" toId="722">
</dataflow>
<dataflow id="2708" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2709" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2710" from="empty_79" to="specinterface_ln0" fromId="2180" toId="722">
</dataflow>
<dataflow id="2711" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2712" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2713" from="empty_79" to="specinterface_ln0" fromId="2180" toId="722">
</dataflow>
<dataflow id="2714" from="empty_79" to="specinterface_ln0" fromId="2180" toId="722">
</dataflow>
<dataflow id="2715" from="empty_79" to="specinterface_ln0" fromId="2180" toId="722">
</dataflow>
<dataflow id="2716" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2717" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2718" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2719" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2720" from="empty_79" to="specinterface_ln0" fromId="2180" toId="722">
</dataflow>
<dataflow id="2721" from="empty_79" to="specinterface_ln0" fromId="2180" toId="722">
</dataflow>
<dataflow id="2722" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="722">
</dataflow>
<dataflow id="2723" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2724" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="722">
</dataflow>
<dataflow id="2725" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="723">
</dataflow>
<dataflow id="2726" from="out_data_16" to="specbitsmap_ln0" fromId="974" toId="723">
</dataflow>
<dataflow id="2727" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="724">
</dataflow>
<dataflow id="2728" from="out_data_16" to="specinterface_ln0" fromId="974" toId="724">
</dataflow>
<dataflow id="2729" from="empty_78" to="specinterface_ln0" fromId="2175" toId="724">
</dataflow>
<dataflow id="2730" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2731" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2732" from="empty_79" to="specinterface_ln0" fromId="2180" toId="724">
</dataflow>
<dataflow id="2733" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2734" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2735" from="empty_79" to="specinterface_ln0" fromId="2180" toId="724">
</dataflow>
<dataflow id="2736" from="empty_79" to="specinterface_ln0" fromId="2180" toId="724">
</dataflow>
<dataflow id="2737" from="empty_79" to="specinterface_ln0" fromId="2180" toId="724">
</dataflow>
<dataflow id="2738" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2739" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2740" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2741" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2742" from="empty_79" to="specinterface_ln0" fromId="2180" toId="724">
</dataflow>
<dataflow id="2743" from="empty_79" to="specinterface_ln0" fromId="2180" toId="724">
</dataflow>
<dataflow id="2744" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="724">
</dataflow>
<dataflow id="2745" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2746" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="724">
</dataflow>
<dataflow id="2747" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="725">
</dataflow>
<dataflow id="2748" from="out_data_17" to="specbitsmap_ln0" fromId="975" toId="725">
</dataflow>
<dataflow id="2749" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="726">
</dataflow>
<dataflow id="2750" from="out_data_17" to="specinterface_ln0" fromId="975" toId="726">
</dataflow>
<dataflow id="2751" from="empty_78" to="specinterface_ln0" fromId="2175" toId="726">
</dataflow>
<dataflow id="2752" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2753" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2754" from="empty_79" to="specinterface_ln0" fromId="2180" toId="726">
</dataflow>
<dataflow id="2755" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2756" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2757" from="empty_79" to="specinterface_ln0" fromId="2180" toId="726">
</dataflow>
<dataflow id="2758" from="empty_79" to="specinterface_ln0" fromId="2180" toId="726">
</dataflow>
<dataflow id="2759" from="empty_79" to="specinterface_ln0" fromId="2180" toId="726">
</dataflow>
<dataflow id="2760" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2761" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2762" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2763" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2764" from="empty_79" to="specinterface_ln0" fromId="2180" toId="726">
</dataflow>
<dataflow id="2765" from="empty_79" to="specinterface_ln0" fromId="2180" toId="726">
</dataflow>
<dataflow id="2766" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="726">
</dataflow>
<dataflow id="2767" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2768" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="726">
</dataflow>
<dataflow id="2769" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="727">
</dataflow>
<dataflow id="2770" from="out_data_18" to="specbitsmap_ln0" fromId="976" toId="727">
</dataflow>
<dataflow id="2771" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="728">
</dataflow>
<dataflow id="2772" from="out_data_18" to="specinterface_ln0" fromId="976" toId="728">
</dataflow>
<dataflow id="2773" from="empty_78" to="specinterface_ln0" fromId="2175" toId="728">
</dataflow>
<dataflow id="2774" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2775" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2776" from="empty_79" to="specinterface_ln0" fromId="2180" toId="728">
</dataflow>
<dataflow id="2777" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2778" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2779" from="empty_79" to="specinterface_ln0" fromId="2180" toId="728">
</dataflow>
<dataflow id="2780" from="empty_79" to="specinterface_ln0" fromId="2180" toId="728">
</dataflow>
<dataflow id="2781" from="empty_79" to="specinterface_ln0" fromId="2180" toId="728">
</dataflow>
<dataflow id="2782" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2783" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2784" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2785" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2786" from="empty_79" to="specinterface_ln0" fromId="2180" toId="728">
</dataflow>
<dataflow id="2787" from="empty_79" to="specinterface_ln0" fromId="2180" toId="728">
</dataflow>
<dataflow id="2788" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="728">
</dataflow>
<dataflow id="2789" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2790" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="728">
</dataflow>
<dataflow id="2791" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="729">
</dataflow>
<dataflow id="2792" from="out_data_19" to="specbitsmap_ln0" fromId="977" toId="729">
</dataflow>
<dataflow id="2793" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="730">
</dataflow>
<dataflow id="2794" from="out_data_19" to="specinterface_ln0" fromId="977" toId="730">
</dataflow>
<dataflow id="2795" from="empty_78" to="specinterface_ln0" fromId="2175" toId="730">
</dataflow>
<dataflow id="2796" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2797" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2798" from="empty_79" to="specinterface_ln0" fromId="2180" toId="730">
</dataflow>
<dataflow id="2799" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2800" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2801" from="empty_79" to="specinterface_ln0" fromId="2180" toId="730">
</dataflow>
<dataflow id="2802" from="empty_79" to="specinterface_ln0" fromId="2180" toId="730">
</dataflow>
<dataflow id="2803" from="empty_79" to="specinterface_ln0" fromId="2180" toId="730">
</dataflow>
<dataflow id="2804" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2805" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2806" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2807" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2808" from="empty_79" to="specinterface_ln0" fromId="2180" toId="730">
</dataflow>
<dataflow id="2809" from="empty_79" to="specinterface_ln0" fromId="2180" toId="730">
</dataflow>
<dataflow id="2810" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="730">
</dataflow>
<dataflow id="2811" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2812" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="730">
</dataflow>
<dataflow id="2813" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="731">
</dataflow>
<dataflow id="2814" from="out_data_20" to="specbitsmap_ln0" fromId="978" toId="731">
</dataflow>
<dataflow id="2815" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="732">
</dataflow>
<dataflow id="2816" from="out_data_20" to="specinterface_ln0" fromId="978" toId="732">
</dataflow>
<dataflow id="2817" from="empty_78" to="specinterface_ln0" fromId="2175" toId="732">
</dataflow>
<dataflow id="2818" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2819" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2820" from="empty_79" to="specinterface_ln0" fromId="2180" toId="732">
</dataflow>
<dataflow id="2821" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2822" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2823" from="empty_79" to="specinterface_ln0" fromId="2180" toId="732">
</dataflow>
<dataflow id="2824" from="empty_79" to="specinterface_ln0" fromId="2180" toId="732">
</dataflow>
<dataflow id="2825" from="empty_79" to="specinterface_ln0" fromId="2180" toId="732">
</dataflow>
<dataflow id="2826" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2827" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2828" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2829" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2830" from="empty_79" to="specinterface_ln0" fromId="2180" toId="732">
</dataflow>
<dataflow id="2831" from="empty_79" to="specinterface_ln0" fromId="2180" toId="732">
</dataflow>
<dataflow id="2832" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="732">
</dataflow>
<dataflow id="2833" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2834" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="732">
</dataflow>
<dataflow id="2835" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="2169" toId="733">
</dataflow>
<dataflow id="2836" from="out_data_21" to="specbitsmap_ln0" fromId="979" toId="733">
</dataflow>
<dataflow id="2837" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="2172" toId="734">
</dataflow>
<dataflow id="2838" from="out_data_21" to="specinterface_ln0" fromId="979" toId="734">
</dataflow>
<dataflow id="2839" from="empty_78" to="specinterface_ln0" fromId="2175" toId="734">
</dataflow>
<dataflow id="2840" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2841" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2842" from="empty_79" to="specinterface_ln0" fromId="2180" toId="734">
</dataflow>
<dataflow id="2843" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2844" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2845" from="empty_79" to="specinterface_ln0" fromId="2180" toId="734">
</dataflow>
<dataflow id="2846" from="empty_79" to="specinterface_ln0" fromId="2180" toId="734">
</dataflow>
<dataflow id="2847" from="empty_79" to="specinterface_ln0" fromId="2180" toId="734">
</dataflow>
<dataflow id="2848" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2849" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2850" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2851" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2852" from="empty_79" to="specinterface_ln0" fromId="2180" toId="734">
</dataflow>
<dataflow id="2853" from="empty_79" to="specinterface_ln0" fromId="2180" toId="734">
</dataflow>
<dataflow id="2854" from="StgValue_2193" to="specinterface_ln0" fromId="2193" toId="734">
</dataflow>
<dataflow id="2855" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2856" from="StgValue_2177" to="specinterface_ln0" fromId="2177" toId="734">
</dataflow>
<dataflow id="2858" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="2857" toId="735">
</dataflow>
<dataflow id="2860" from="empty_77" to="rbegin1" fromId="2859" toId="735">
</dataflow>
<dataflow id="2862" from="_ssdm_op_SpecRegionEnd" to="rend202" fromId="2861" toId="736">
</dataflow>
<dataflow id="2863" from="empty_77" to="rend202" fromId="2859" toId="736">
</dataflow>
<dataflow id="2864" from="rbegin1" to="rend202" fromId="735" toId="736">
</dataflow>
<dataflow id="2865" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="2857" toId="737">
</dataflow>
<dataflow id="2867" from="empty_76" to="rbegin2" fromId="2866" toId="737">
</dataflow>
<dataflow id="2868" from="_ssdm_op_SpecRegionEnd" to="rend200" fromId="2861" toId="738">
</dataflow>
<dataflow id="2869" from="empty_76" to="rend200" fromId="2866" toId="738">
</dataflow>
<dataflow id="2870" from="rbegin2" to="rend200" fromId="737" toId="738">
</dataflow>
<dataflow id="2871" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="2857" toId="739">
</dataflow>
<dataflow id="2873" from="empty_75" to="rbegin3" fromId="2872" toId="739">
</dataflow>
<dataflow id="2874" from="_ssdm_op_SpecRegionEnd" to="rend198" fromId="2861" toId="740">
</dataflow>
<dataflow id="2875" from="empty_75" to="rend198" fromId="2872" toId="740">
</dataflow>
<dataflow id="2876" from="rbegin3" to="rend198" fromId="739" toId="740">
</dataflow>
<dataflow id="2877" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="2857" toId="741">
</dataflow>
<dataflow id="2879" from="empty_74" to="rbegin4" fromId="2878" toId="741">
</dataflow>
<dataflow id="2880" from="_ssdm_op_SpecRegionEnd" to="rend196" fromId="2861" toId="742">
</dataflow>
<dataflow id="2881" from="empty_74" to="rend196" fromId="2878" toId="742">
</dataflow>
<dataflow id="2882" from="rbegin4" to="rend196" fromId="741" toId="742">
</dataflow>
<dataflow id="2883" from="_ssdm_op_SpecRegionBegin" to="rbegin6" fromId="2857" toId="743">
</dataflow>
<dataflow id="2885" from="empty_73" to="rbegin6" fromId="2884" toId="743">
</dataflow>
<dataflow id="2886" from="_ssdm_op_SpecRegionEnd" to="rend194" fromId="2861" toId="744">
</dataflow>
<dataflow id="2887" from="empty_73" to="rend194" fromId="2884" toId="744">
</dataflow>
<dataflow id="2888" from="rbegin6" to="rend194" fromId="743" toId="744">
</dataflow>
<dataflow id="2889" from="_ssdm_op_SpecRegionBegin" to="rbegin8" fromId="2857" toId="745">
</dataflow>
<dataflow id="2891" from="empty_72" to="rbegin8" fromId="2890" toId="745">
</dataflow>
<dataflow id="2892" from="_ssdm_op_SpecRegionEnd" to="rend192" fromId="2861" toId="746">
</dataflow>
<dataflow id="2893" from="empty_72" to="rend192" fromId="2890" toId="746">
</dataflow>
<dataflow id="2894" from="rbegin8" to="rend192" fromId="745" toId="746">
</dataflow>
<dataflow id="2895" from="_ssdm_op_SpecRegionBegin" to="rbegin10" fromId="2857" toId="747">
</dataflow>
<dataflow id="2897" from="empty_71" to="rbegin10" fromId="2896" toId="747">
</dataflow>
<dataflow id="2898" from="_ssdm_op_SpecRegionEnd" to="rend188" fromId="2861" toId="748">
</dataflow>
<dataflow id="2899" from="empty_71" to="rend188" fromId="2896" toId="748">
</dataflow>
<dataflow id="2900" from="rbegin10" to="rend188" fromId="747" toId="748">
</dataflow>
<dataflow id="2901" from="_ssdm_op_SpecRegionBegin" to="rbegin11" fromId="2857" toId="749">
</dataflow>
<dataflow id="2903" from="empty_81" to="rbegin11" fromId="2902" toId="749">
</dataflow>
<dataflow id="2904" from="_ssdm_op_SpecRegionEnd" to="rend186" fromId="2861" toId="750">
</dataflow>
<dataflow id="2905" from="empty_81" to="rend186" fromId="2902" toId="750">
</dataflow>
<dataflow id="2906" from="rbegin11" to="rend186" fromId="749" toId="750">
</dataflow>
<dataflow id="2907" from="_ssdm_op_SpecRegionBegin" to="rbegin12" fromId="2857" toId="751">
</dataflow>
<dataflow id="2909" from="empty_45" to="rbegin12" fromId="2908" toId="751">
</dataflow>
<dataflow id="2910" from="_ssdm_op_SpecRegionEnd" to="rend178" fromId="2861" toId="752">
</dataflow>
<dataflow id="2911" from="empty_45" to="rend178" fromId="2908" toId="752">
</dataflow>
<dataflow id="2912" from="rbegin12" to="rend178" fromId="751" toId="752">
</dataflow>
<dataflow id="2913" from="_ssdm_op_SpecRegionBegin" to="rbegin14" fromId="2857" toId="753">
</dataflow>
<dataflow id="2915" from="empty_44" to="rbegin14" fromId="2914" toId="753">
</dataflow>
<dataflow id="2916" from="_ssdm_op_SpecRegionEnd" to="rend176" fromId="2861" toId="754">
</dataflow>
<dataflow id="2917" from="empty_44" to="rend176" fromId="2914" toId="754">
</dataflow>
<dataflow id="2918" from="rbegin14" to="rend176" fromId="753" toId="754">
</dataflow>
<dataflow id="2919" from="_ssdm_op_SpecRegionBegin" to="rbegin16" fromId="2857" toId="755">
</dataflow>
<dataflow id="2921" from="empty_54" to="rbegin16" fromId="2920" toId="755">
</dataflow>
<dataflow id="2922" from="_ssdm_op_SpecRegionEnd" to="rend174" fromId="2861" toId="756">
</dataflow>
<dataflow id="2923" from="empty_54" to="rend174" fromId="2920" toId="756">
</dataflow>
<dataflow id="2924" from="rbegin16" to="rend174" fromId="755" toId="756">
</dataflow>
<dataflow id="2925" from="_ssdm_op_SpecRegionBegin" to="rbegin18" fromId="2857" toId="757">
</dataflow>
<dataflow id="2927" from="empty_41" to="rbegin18" fromId="2926" toId="757">
</dataflow>
<dataflow id="2928" from="_ssdm_op_SpecRegionEnd" to="rend172" fromId="2861" toId="758">
</dataflow>
<dataflow id="2929" from="empty_41" to="rend172" fromId="2926" toId="758">
</dataflow>
<dataflow id="2930" from="rbegin18" to="rend172" fromId="757" toId="758">
</dataflow>
<dataflow id="2931" from="_ssdm_op_SpecRegionBegin" to="rbegin20" fromId="2857" toId="759">
</dataflow>
<dataflow id="2933" from="empty_40" to="rbegin20" fromId="2932" toId="759">
</dataflow>
<dataflow id="2934" from="_ssdm_op_SpecRegionEnd" to="rend170" fromId="2861" toId="760">
</dataflow>
<dataflow id="2935" from="empty_40" to="rend170" fromId="2932" toId="760">
</dataflow>
<dataflow id="2936" from="rbegin20" to="rend170" fromId="759" toId="760">
</dataflow>
<dataflow id="2937" from="_ssdm_op_SpecRegionBegin" to="rbegin22" fromId="2857" toId="761">
</dataflow>
<dataflow id="2939" from="empty_70" to="rbegin22" fromId="2938" toId="761">
</dataflow>
<dataflow id="2940" from="_ssdm_op_SpecRegionEnd" to="rend168" fromId="2861" toId="762">
</dataflow>
<dataflow id="2941" from="empty_70" to="rend168" fromId="2938" toId="762">
</dataflow>
<dataflow id="2942" from="rbegin22" to="rend168" fromId="761" toId="762">
</dataflow>
<dataflow id="2943" from="_ssdm_op_SpecRegionBegin" to="rbegin24" fromId="2857" toId="763">
</dataflow>
<dataflow id="2945" from="empty_60" to="rbegin24" fromId="2944" toId="763">
</dataflow>
<dataflow id="2946" from="_ssdm_op_SpecRegionEnd" to="rend164" fromId="2861" toId="764">
</dataflow>
<dataflow id="2947" from="empty_60" to="rend164" fromId="2944" toId="764">
</dataflow>
<dataflow id="2948" from="rbegin24" to="rend164" fromId="763" toId="764">
</dataflow>
<dataflow id="2949" from="_ssdm_op_SpecRegionBegin" to="rbegin25" fromId="2857" toId="765">
</dataflow>
<dataflow id="2951" from="empty_69" to="rbegin25" fromId="2950" toId="765">
</dataflow>
<dataflow id="2952" from="_ssdm_op_SpecRegionEnd" to="rend162" fromId="2861" toId="766">
</dataflow>
<dataflow id="2953" from="empty_69" to="rend162" fromId="2950" toId="766">
</dataflow>
<dataflow id="2954" from="rbegin25" to="rend162" fromId="765" toId="766">
</dataflow>
<dataflow id="2955" from="_ssdm_op_SpecRegionBegin" to="rbegin26" fromId="2857" toId="767">
</dataflow>
<dataflow id="2957" from="empty_68" to="rbegin26" fromId="2956" toId="767">
</dataflow>
<dataflow id="2958" from="_ssdm_op_SpecRegionEnd" to="rend158" fromId="2861" toId="768">
</dataflow>
<dataflow id="2959" from="empty_68" to="rend158" fromId="2956" toId="768">
</dataflow>
<dataflow id="2960" from="rbegin26" to="rend158" fromId="767" toId="768">
</dataflow>
<dataflow id="2961" from="_ssdm_op_SpecRegionBegin" to="rbegin28" fromId="2857" toId="769">
</dataflow>
<dataflow id="2963" from="empty_67" to="rbegin28" fromId="2962" toId="769">
</dataflow>
<dataflow id="2964" from="_ssdm_op_SpecRegionEnd" to="rend156" fromId="2861" toId="770">
</dataflow>
<dataflow id="2965" from="empty_67" to="rend156" fromId="2962" toId="770">
</dataflow>
<dataflow id="2966" from="rbegin28" to="rend156" fromId="769" toId="770">
</dataflow>
<dataflow id="2967" from="_ssdm_op_SpecRegionBegin" to="rbegin30" fromId="2857" toId="771">
</dataflow>
<dataflow id="2969" from="empty_66" to="rbegin30" fromId="2968" toId="771">
</dataflow>
<dataflow id="2970" from="_ssdm_op_SpecRegionEnd" to="rend154" fromId="2861" toId="772">
</dataflow>
<dataflow id="2971" from="empty_66" to="rend154" fromId="2968" toId="772">
</dataflow>
<dataflow id="2972" from="rbegin30" to="rend154" fromId="771" toId="772">
</dataflow>
<dataflow id="2973" from="_ssdm_op_SpecRegionBegin" to="rbegin32" fromId="2857" toId="773">
</dataflow>
<dataflow id="2975" from="empty_56" to="rbegin32" fromId="2974" toId="773">
</dataflow>
<dataflow id="2976" from="_ssdm_op_SpecRegionEnd" to="rend152" fromId="2861" toId="774">
</dataflow>
<dataflow id="2977" from="empty_56" to="rend152" fromId="2974" toId="774">
</dataflow>
<dataflow id="2978" from="rbegin32" to="rend152" fromId="773" toId="774">
</dataflow>
<dataflow id="2979" from="_ssdm_op_SpecRegionBegin" to="rbegin33" fromId="2857" toId="775">
</dataflow>
<dataflow id="2981" from="empty_55" to="rbegin33" fromId="2980" toId="775">
</dataflow>
<dataflow id="2982" from="_ssdm_op_SpecRegionEnd" to="rend148" fromId="2861" toId="776">
</dataflow>
<dataflow id="2983" from="empty_55" to="rend148" fromId="2980" toId="776">
</dataflow>
<dataflow id="2984" from="rbegin33" to="rend148" fromId="775" toId="776">
</dataflow>
<dataflow id="2985" from="_ssdm_op_SpecRegionBegin" to="rbegin34" fromId="2857" toId="777">
</dataflow>
<dataflow id="2987" from="empty_43" to="rbegin34" fromId="2986" toId="777">
</dataflow>
<dataflow id="2988" from="_ssdm_op_SpecRegionEnd" to="rend146" fromId="2861" toId="778">
</dataflow>
<dataflow id="2989" from="empty_43" to="rend146" fromId="2986" toId="778">
</dataflow>
<dataflow id="2990" from="rbegin34" to="rend146" fromId="777" toId="778">
</dataflow>
<dataflow id="2991" from="_ssdm_op_SpecRegionBegin" to="rbegin35" fromId="2857" toId="779">
</dataflow>
<dataflow id="2993" from="empty_53" to="rbegin35" fromId="2992" toId="779">
</dataflow>
<dataflow id="2994" from="_ssdm_op_SpecRegionEnd" to="rend144" fromId="2861" toId="780">
</dataflow>
<dataflow id="2995" from="empty_53" to="rend144" fromId="2992" toId="780">
</dataflow>
<dataflow id="2996" from="rbegin35" to="rend144" fromId="779" toId="780">
</dataflow>
<dataflow id="2997" from="_ssdm_op_SpecRegionBegin" to="rbegin36" fromId="2857" toId="781">
</dataflow>
<dataflow id="2999" from="empty_52" to="rbegin36" fromId="2998" toId="781">
</dataflow>
<dataflow id="3000" from="_ssdm_op_SpecRegionEnd" to="rend142" fromId="2861" toId="782">
</dataflow>
<dataflow id="3001" from="empty_52" to="rend142" fromId="2998" toId="782">
</dataflow>
<dataflow id="3002" from="rbegin36" to="rend142" fromId="781" toId="782">
</dataflow>
<dataflow id="3003" from="_ssdm_op_SpecRegionBegin" to="rbegin38" fromId="2857" toId="783">
</dataflow>
<dataflow id="3005" from="empty_51" to="rbegin38" fromId="3004" toId="783">
</dataflow>
<dataflow id="3006" from="_ssdm_op_SpecRegionEnd" to="rend136" fromId="2861" toId="784">
</dataflow>
<dataflow id="3007" from="empty_51" to="rend136" fromId="3004" toId="784">
</dataflow>
<dataflow id="3008" from="rbegin38" to="rend136" fromId="783" toId="784">
</dataflow>
<dataflow id="3009" from="_ssdm_op_SpecRegionBegin" to="rbegin39" fromId="2857" toId="785">
</dataflow>
<dataflow id="3011" from="empty_50" to="rbegin39" fromId="3010" toId="785">
</dataflow>
<dataflow id="3012" from="_ssdm_op_SpecRegionEnd" to="rend134" fromId="2861" toId="786">
</dataflow>
<dataflow id="3013" from="empty_50" to="rend134" fromId="3010" toId="786">
</dataflow>
<dataflow id="3014" from="rbegin39" to="rend134" fromId="785" toId="786">
</dataflow>
<dataflow id="3015" from="_ssdm_op_SpecRegionBegin" to="rbegin40" fromId="2857" toId="787">
</dataflow>
<dataflow id="3017" from="empty_59" to="rbegin40" fromId="3016" toId="787">
</dataflow>
<dataflow id="3018" from="_ssdm_op_SpecRegionEnd" to="rend132" fromId="2861" toId="788">
</dataflow>
<dataflow id="3019" from="empty_59" to="rend132" fromId="3016" toId="788">
</dataflow>
<dataflow id="3020" from="rbegin40" to="rend132" fromId="787" toId="788">
</dataflow>
<dataflow id="3021" from="_ssdm_op_SpecRegionBegin" to="rbegin42" fromId="2857" toId="789">
</dataflow>
<dataflow id="3023" from="empty_58" to="rbegin42" fromId="3022" toId="789">
</dataflow>
<dataflow id="3024" from="_ssdm_op_SpecRegionEnd" to="rend128" fromId="2861" toId="790">
</dataflow>
<dataflow id="3025" from="empty_58" to="rend128" fromId="3022" toId="790">
</dataflow>
<dataflow id="3026" from="rbegin42" to="rend128" fromId="789" toId="790">
</dataflow>
<dataflow id="3027" from="_ssdm_op_SpecRegionBegin" to="rbegin44" fromId="2857" toId="791">
</dataflow>
<dataflow id="3029" from="empty_57" to="rbegin44" fromId="3028" toId="791">
</dataflow>
<dataflow id="3030" from="_ssdm_op_SpecRegionEnd" to="rend126" fromId="2861" toId="792">
</dataflow>
<dataflow id="3031" from="empty_57" to="rend126" fromId="3028" toId="792">
</dataflow>
<dataflow id="3032" from="rbegin44" to="rend126" fromId="791" toId="792">
</dataflow>
<dataflow id="3033" from="_ssdm_op_SpecRegionBegin" to="rbegin46" fromId="2857" toId="793">
</dataflow>
<dataflow id="3035" from="empty_65" to="rbegin46" fromId="3034" toId="793">
</dataflow>
<dataflow id="3036" from="_ssdm_op_SpecRegionEnd" to="rend120" fromId="2861" toId="794">
</dataflow>
<dataflow id="3037" from="empty_65" to="rend120" fromId="3034" toId="794">
</dataflow>
<dataflow id="3038" from="rbegin46" to="rend120" fromId="793" toId="794">
</dataflow>
<dataflow id="3039" from="_ssdm_op_SpecRegionBegin" to="rbegin48" fromId="2857" toId="795">
</dataflow>
<dataflow id="3041" from="empty_30" to="rbegin48" fromId="3040" toId="795">
</dataflow>
<dataflow id="3042" from="_ssdm_op_SpecRegionEnd" to="rend110" fromId="2861" toId="796">
</dataflow>
<dataflow id="3043" from="empty_30" to="rend110" fromId="3040" toId="796">
</dataflow>
<dataflow id="3044" from="rbegin48" to="rend110" fromId="795" toId="796">
</dataflow>
<dataflow id="3045" from="_ssdm_op_SpecRegionBegin" to="rbegin50" fromId="2857" toId="797">
</dataflow>
<dataflow id="3047" from="empty_64" to="rbegin50" fromId="3046" toId="797">
</dataflow>
<dataflow id="3048" from="_ssdm_op_SpecRegionEnd" to="rend108" fromId="2861" toId="798">
</dataflow>
<dataflow id="3049" from="empty_64" to="rend108" fromId="3046" toId="798">
</dataflow>
<dataflow id="3050" from="rbegin50" to="rend108" fromId="797" toId="798">
</dataflow>
<dataflow id="3051" from="_ssdm_op_SpecRegionBegin" to="rbegin52" fromId="2857" toId="799">
</dataflow>
<dataflow id="3053" from="empty_37" to="rbegin52" fromId="3052" toId="799">
</dataflow>
<dataflow id="3054" from="_ssdm_op_SpecRegionEnd" to="rend106" fromId="2861" toId="800">
</dataflow>
<dataflow id="3055" from="empty_37" to="rend106" fromId="3052" toId="800">
</dataflow>
<dataflow id="3056" from="rbegin52" to="rend106" fromId="799" toId="800">
</dataflow>
<dataflow id="3057" from="_ssdm_op_SpecRegionBegin" to="rbegin54" fromId="2857" toId="801">
</dataflow>
<dataflow id="3059" from="empty_49" to="rbegin54" fromId="3058" toId="801">
</dataflow>
<dataflow id="3060" from="_ssdm_op_SpecRegionEnd" to="rend104" fromId="2861" toId="802">
</dataflow>
<dataflow id="3061" from="empty_49" to="rend104" fromId="3058" toId="802">
</dataflow>
<dataflow id="3062" from="rbegin54" to="rend104" fromId="801" toId="802">
</dataflow>
<dataflow id="3063" from="_ssdm_op_SpecRegionBegin" to="rbegin56" fromId="2857" toId="803">
</dataflow>
<dataflow id="3065" from="empty_48" to="rbegin56" fromId="3064" toId="803">
</dataflow>
<dataflow id="3066" from="_ssdm_op_SpecRegionEnd" to="rend102" fromId="2861" toId="804">
</dataflow>
<dataflow id="3067" from="empty_48" to="rend102" fromId="3064" toId="804">
</dataflow>
<dataflow id="3068" from="rbegin56" to="rend102" fromId="803" toId="804">
</dataflow>
<dataflow id="3069" from="_ssdm_op_SpecRegionBegin" to="rbegin58" fromId="2857" toId="805">
</dataflow>
<dataflow id="3071" from="empty_47" to="rbegin58" fromId="3070" toId="805">
</dataflow>
<dataflow id="3072" from="_ssdm_op_SpecRegionEnd" to="rend100" fromId="2861" toId="806">
</dataflow>
<dataflow id="3073" from="empty_47" to="rend100" fromId="3070" toId="806">
</dataflow>
<dataflow id="3074" from="rbegin58" to="rend100" fromId="805" toId="806">
</dataflow>
<dataflow id="3075" from="_ssdm_op_SpecRegionBegin" to="rbegin60" fromId="2857" toId="807">
</dataflow>
<dataflow id="3077" from="empty_46" to="rbegin60" fromId="3076" toId="807">
</dataflow>
<dataflow id="3078" from="_ssdm_op_SpecRegionEnd" to="rend98" fromId="2861" toId="808">
</dataflow>
<dataflow id="3079" from="empty_46" to="rend98" fromId="3076" toId="808">
</dataflow>
<dataflow id="3080" from="rbegin60" to="rend98" fromId="807" toId="808">
</dataflow>
<dataflow id="3081" from="_ssdm_op_SpecRegionBegin" to="rbegin62" fromId="2857" toId="809">
</dataflow>
<dataflow id="3083" from="empty_31" to="rbegin62" fromId="3082" toId="809">
</dataflow>
<dataflow id="3084" from="_ssdm_op_SpecRegionEnd" to="rend92" fromId="2861" toId="810">
</dataflow>
<dataflow id="3085" from="empty_31" to="rend92" fromId="3082" toId="810">
</dataflow>
<dataflow id="3086" from="rbegin62" to="rend92" fromId="809" toId="810">
</dataflow>
<dataflow id="3087" from="_ssdm_op_SpecRegionBegin" to="rbegin64" fromId="2857" toId="811">
</dataflow>
<dataflow id="3089" from="empty_20" to="rbegin64" fromId="3088" toId="811">
</dataflow>
<dataflow id="3090" from="_ssdm_op_SpecRegionEnd" to="rend90" fromId="2861" toId="812">
</dataflow>
<dataflow id="3091" from="empty_20" to="rend90" fromId="3088" toId="812">
</dataflow>
<dataflow id="3092" from="rbegin64" to="rend90" fromId="811" toId="812">
</dataflow>
<dataflow id="3093" from="_ssdm_op_SpecRegionBegin" to="rbegin65" fromId="2857" toId="813">
</dataflow>
<dataflow id="3095" from="empty_19" to="rbegin65" fromId="3094" toId="813">
</dataflow>
<dataflow id="3096" from="_ssdm_op_SpecRegionEnd" to="rend88" fromId="2861" toId="814">
</dataflow>
<dataflow id="3097" from="empty_19" to="rend88" fromId="3094" toId="814">
</dataflow>
<dataflow id="3098" from="rbegin65" to="rend88" fromId="813" toId="814">
</dataflow>
<dataflow id="3099" from="_ssdm_op_SpecRegionBegin" to="rbegin66" fromId="2857" toId="815">
</dataflow>
<dataflow id="3101" from="empty_29" to="rbegin66" fromId="3100" toId="815">
</dataflow>
<dataflow id="3102" from="_ssdm_op_SpecRegionEnd" to="rend86" fromId="2861" toId="816">
</dataflow>
<dataflow id="3103" from="empty_29" to="rend86" fromId="3100" toId="816">
</dataflow>
<dataflow id="3104" from="rbegin66" to="rend86" fromId="815" toId="816">
</dataflow>
<dataflow id="3105" from="_ssdm_op_SpecRegionBegin" to="rbegin67" fromId="2857" toId="817">
</dataflow>
<dataflow id="3107" from="empty_6" to="rbegin67" fromId="3106" toId="817">
</dataflow>
<dataflow id="3108" from="_ssdm_op_SpecRegionEnd" to="rend84" fromId="2861" toId="818">
</dataflow>
<dataflow id="3109" from="empty_6" to="rend84" fromId="3106" toId="818">
</dataflow>
<dataflow id="3110" from="rbegin67" to="rend84" fromId="817" toId="818">
</dataflow>
<dataflow id="3111" from="_ssdm_op_SpecRegionBegin" to="rbegin68" fromId="2857" toId="819">
</dataflow>
<dataflow id="3113" from="empty_28" to="rbegin68" fromId="3112" toId="819">
</dataflow>
<dataflow id="3114" from="_ssdm_op_SpecRegionEnd" to="rend82" fromId="2861" toId="820">
</dataflow>
<dataflow id="3115" from="empty_28" to="rend82" fromId="3112" toId="820">
</dataflow>
<dataflow id="3116" from="rbegin68" to="rend82" fromId="819" toId="820">
</dataflow>
<dataflow id="3117" from="_ssdm_op_SpecRegionBegin" to="rbegin70" fromId="2857" toId="821">
</dataflow>
<dataflow id="3119" from="empty_62" to="rbegin70" fromId="3118" toId="821">
</dataflow>
<dataflow id="3120" from="_ssdm_op_SpecRegionEnd" to="rend80" fromId="2861" toId="822">
</dataflow>
<dataflow id="3121" from="empty_62" to="rend80" fromId="3118" toId="822">
</dataflow>
<dataflow id="3122" from="rbegin70" to="rend80" fromId="821" toId="822">
</dataflow>
<dataflow id="3123" from="_ssdm_op_SpecRegionBegin" to="rbegin72" fromId="2857" toId="823">
</dataflow>
<dataflow id="3125" from="empty_3" to="rbegin72" fromId="3124" toId="823">
</dataflow>
<dataflow id="3126" from="_ssdm_op_SpecRegionEnd" to="rend78" fromId="2861" toId="824">
</dataflow>
<dataflow id="3127" from="empty_3" to="rend78" fromId="3124" toId="824">
</dataflow>
<dataflow id="3128" from="rbegin72" to="rend78" fromId="823" toId="824">
</dataflow>
<dataflow id="3129" from="_ssdm_op_SpecRegionBegin" to="rbegin74" fromId="2857" toId="825">
</dataflow>
<dataflow id="3131" from="empty_34" to="rbegin74" fromId="3130" toId="825">
</dataflow>
<dataflow id="3132" from="_ssdm_op_SpecRegionEnd" to="rend76" fromId="2861" toId="826">
</dataflow>
<dataflow id="3133" from="empty_34" to="rend76" fromId="3130" toId="826">
</dataflow>
<dataflow id="3134" from="rbegin74" to="rend76" fromId="825" toId="826">
</dataflow>
<dataflow id="3135" from="_ssdm_op_SpecRegionBegin" to="rbegin73" fromId="2857" toId="827">
</dataflow>
<dataflow id="3137" from="empty_23" to="rbegin73" fromId="3136" toId="827">
</dataflow>
<dataflow id="3138" from="_ssdm_op_SpecRegionEnd" to="rend74" fromId="2861" toId="828">
</dataflow>
<dataflow id="3139" from="empty_23" to="rend74" fromId="3136" toId="828">
</dataflow>
<dataflow id="3140" from="rbegin73" to="rend74" fromId="827" toId="828">
</dataflow>
<dataflow id="3141" from="_ssdm_op_SpecRegionBegin" to="rbegin69" fromId="2857" toId="829">
</dataflow>
<dataflow id="3143" from="empty_0" to="rbegin69" fromId="3142" toId="829">
</dataflow>
<dataflow id="3144" from="_ssdm_op_SpecRegionEnd" to="rend70" fromId="2861" toId="830">
</dataflow>
<dataflow id="3145" from="empty_0" to="rend70" fromId="3142" toId="830">
</dataflow>
<dataflow id="3146" from="rbegin69" to="rend70" fromId="829" toId="830">
</dataflow>
<dataflow id="3147" from="_ssdm_op_SpecRegionBegin" to="rbegin63" fromId="2857" toId="831">
</dataflow>
<dataflow id="3149" from="empty_39" to="rbegin63" fromId="3148" toId="831">
</dataflow>
<dataflow id="3150" from="_ssdm_op_SpecRegionEnd" to="rend64" fromId="2861" toId="832">
</dataflow>
<dataflow id="3151" from="empty_39" to="rend64" fromId="3148" toId="832">
</dataflow>
<dataflow id="3152" from="rbegin63" to="rend64" fromId="831" toId="832">
</dataflow>
<dataflow id="3153" from="_ssdm_op_SpecRegionBegin" to="rbegin61" fromId="2857" toId="833">
</dataflow>
<dataflow id="3155" from="empty_9" to="rbegin61" fromId="3154" toId="833">
</dataflow>
<dataflow id="3156" from="_ssdm_op_SpecRegionEnd" to="rend62" fromId="2861" toId="834">
</dataflow>
<dataflow id="3157" from="empty_9" to="rend62" fromId="3154" toId="834">
</dataflow>
<dataflow id="3158" from="rbegin61" to="rend62" fromId="833" toId="834">
</dataflow>
<dataflow id="3159" from="_ssdm_op_SpecRegionBegin" to="rbegin59" fromId="2857" toId="835">
</dataflow>
<dataflow id="3161" from="empty_8" to="rbegin59" fromId="3160" toId="835">
</dataflow>
<dataflow id="3162" from="_ssdm_op_SpecRegionEnd" to="rend60" fromId="2861" toId="836">
</dataflow>
<dataflow id="3163" from="empty_8" to="rend60" fromId="3160" toId="836">
</dataflow>
<dataflow id="3164" from="rbegin59" to="rend60" fromId="835" toId="836">
</dataflow>
<dataflow id="3165" from="_ssdm_op_SpecRegionBegin" to="rbegin57" fromId="2857" toId="837">
</dataflow>
<dataflow id="3167" from="empty_38" to="rbegin57" fromId="3166" toId="837">
</dataflow>
<dataflow id="3168" from="_ssdm_op_SpecRegionEnd" to="rend58" fromId="2861" toId="838">
</dataflow>
<dataflow id="3169" from="empty_38" to="rend58" fromId="3166" toId="838">
</dataflow>
<dataflow id="3170" from="rbegin57" to="rend58" fromId="837" toId="838">
</dataflow>
<dataflow id="3171" from="_ssdm_op_SpecRegionBegin" to="rbegin55" fromId="2857" toId="839">
</dataflow>
<dataflow id="3173" from="empty_25" to="rbegin55" fromId="3172" toId="839">
</dataflow>
<dataflow id="3174" from="_ssdm_op_SpecRegionEnd" to="rend56" fromId="2861" toId="840">
</dataflow>
<dataflow id="3175" from="empty_25" to="rend56" fromId="3172" toId="840">
</dataflow>
<dataflow id="3176" from="rbegin55" to="rend56" fromId="839" toId="840">
</dataflow>
<dataflow id="3177" from="_ssdm_op_SpecRegionBegin" to="rbegin53" fromId="2857" toId="841">
</dataflow>
<dataflow id="3179" from="empty_15" to="rbegin53" fromId="3178" toId="841">
</dataflow>
<dataflow id="3180" from="_ssdm_op_SpecRegionEnd" to="rend54" fromId="2861" toId="842">
</dataflow>
<dataflow id="3181" from="empty_15" to="rend54" fromId="3178" toId="842">
</dataflow>
<dataflow id="3182" from="rbegin53" to="rend54" fromId="841" toId="842">
</dataflow>
<dataflow id="3183" from="_ssdm_op_SpecRegionBegin" to="rbegin51" fromId="2857" toId="843">
</dataflow>
<dataflow id="3185" from="empty_17" to="rbegin51" fromId="3184" toId="843">
</dataflow>
<dataflow id="3186" from="_ssdm_op_SpecRegionEnd" to="rend52" fromId="2861" toId="844">
</dataflow>
<dataflow id="3187" from="empty_17" to="rend52" fromId="3184" toId="844">
</dataflow>
<dataflow id="3188" from="rbegin51" to="rend52" fromId="843" toId="844">
</dataflow>
<dataflow id="3189" from="_ssdm_op_SpecRegionBegin" to="rbegin47" fromId="2857" toId="845">
</dataflow>
<dataflow id="3191" from="empty_35" to="rbegin47" fromId="3190" toId="845">
</dataflow>
<dataflow id="3192" from="_ssdm_op_SpecRegionEnd" to="rend48" fromId="2861" toId="846">
</dataflow>
<dataflow id="3193" from="empty_35" to="rend48" fromId="3190" toId="846">
</dataflow>
<dataflow id="3194" from="rbegin47" to="rend48" fromId="845" toId="846">
</dataflow>
<dataflow id="3195" from="_ssdm_op_SpecRegionBegin" to="rbegin45" fromId="2857" toId="847">
</dataflow>
<dataflow id="3197" from="empty_12" to="rbegin45" fromId="3196" toId="847">
</dataflow>
<dataflow id="3198" from="_ssdm_op_SpecRegionEnd" to="rend46" fromId="2861" toId="848">
</dataflow>
<dataflow id="3199" from="empty_12" to="rend46" fromId="3196" toId="848">
</dataflow>
<dataflow id="3200" from="rbegin45" to="rend46" fromId="847" toId="848">
</dataflow>
<dataflow id="3201" from="_ssdm_op_SpecRegionBegin" to="rbegin43" fromId="2857" toId="849">
</dataflow>
<dataflow id="3203" from="empty_22" to="rbegin43" fromId="3202" toId="849">
</dataflow>
<dataflow id="3204" from="_ssdm_op_SpecRegionEnd" to="rend44" fromId="2861" toId="850">
</dataflow>
<dataflow id="3205" from="empty_22" to="rend44" fromId="3202" toId="850">
</dataflow>
<dataflow id="3206" from="rbegin43" to="rend44" fromId="849" toId="850">
</dataflow>
<dataflow id="3207" from="_ssdm_op_SpecRegionBegin" to="rbegin41" fromId="2857" toId="851">
</dataflow>
<dataflow id="3209" from="empty_32" to="rbegin41" fromId="3208" toId="851">
</dataflow>
<dataflow id="3210" from="_ssdm_op_SpecRegionEnd" to="rend42" fromId="2861" toId="852">
</dataflow>
<dataflow id="3211" from="empty_32" to="rend42" fromId="3208" toId="852">
</dataflow>
<dataflow id="3212" from="rbegin41" to="rend42" fromId="851" toId="852">
</dataflow>
<dataflow id="3213" from="_ssdm_op_SpecRegionBegin" to="rbegin37" fromId="2857" toId="853">
</dataflow>
<dataflow id="3215" from="empty" to="rbegin37" fromId="3214" toId="853">
</dataflow>
<dataflow id="3216" from="_ssdm_op_SpecRegionEnd" to="rend38" fromId="2861" toId="854">
</dataflow>
<dataflow id="3217" from="empty" to="rend38" fromId="3214" toId="854">
</dataflow>
<dataflow id="3218" from="rbegin37" to="rend38" fromId="853" toId="854">
</dataflow>
<dataflow id="3219" from="_ssdm_op_SpecRegionBegin" to="rbegin31" fromId="2857" toId="855">
</dataflow>
<dataflow id="3221" from="empty_42" to="rbegin31" fromId="3220" toId="855">
</dataflow>
<dataflow id="3222" from="_ssdm_op_SpecRegionEnd" to="rend32" fromId="2861" toId="856">
</dataflow>
<dataflow id="3223" from="empty_42" to="rend32" fromId="3220" toId="856">
</dataflow>
<dataflow id="3224" from="rbegin31" to="rend32" fromId="855" toId="856">
</dataflow>
<dataflow id="3225" from="_ssdm_op_SpecRegionBegin" to="rbegin29" fromId="2857" toId="857">
</dataflow>
<dataflow id="3227" from="empty_7" to="rbegin29" fromId="3226" toId="857">
</dataflow>
<dataflow id="3228" from="_ssdm_op_SpecRegionEnd" to="rend30" fromId="2861" toId="858">
</dataflow>
<dataflow id="3229" from="empty_7" to="rend30" fromId="3226" toId="858">
</dataflow>
<dataflow id="3230" from="rbegin29" to="rend30" fromId="857" toId="858">
</dataflow>
<dataflow id="3231" from="_ssdm_op_SpecRegionBegin" to="rbegin23" fromId="2857" toId="859">
</dataflow>
<dataflow id="3233" from="empty_27" to="rbegin23" fromId="3232" toId="859">
</dataflow>
<dataflow id="3234" from="_ssdm_op_SpecRegionEnd" to="rend24" fromId="2861" toId="860">
</dataflow>
<dataflow id="3235" from="empty_27" to="rend24" fromId="3232" toId="860">
</dataflow>
<dataflow id="3236" from="rbegin23" to="rend24" fromId="859" toId="860">
</dataflow>
<dataflow id="3237" from="_ssdm_op_SpecRegionBegin" to="rbegin21" fromId="2857" toId="861">
</dataflow>
<dataflow id="3239" from="empty_4" to="rbegin21" fromId="3238" toId="861">
</dataflow>
<dataflow id="3240" from="_ssdm_op_SpecRegionEnd" to="rend22" fromId="2861" toId="862">
</dataflow>
<dataflow id="3241" from="empty_4" to="rend22" fromId="3238" toId="862">
</dataflow>
<dataflow id="3242" from="rbegin21" to="rend22" fromId="861" toId="862">
</dataflow>
<dataflow id="3243" from="_ssdm_op_SpecRegionBegin" to="rbegin19" fromId="2857" toId="863">
</dataflow>
<dataflow id="3245" from="empty_14" to="rbegin19" fromId="3244" toId="863">
</dataflow>
<dataflow id="3246" from="_ssdm_op_SpecRegionEnd" to="rend20" fromId="2861" toId="864">
</dataflow>
<dataflow id="3247" from="empty_14" to="rend20" fromId="3244" toId="864">
</dataflow>
<dataflow id="3248" from="rbegin19" to="rend20" fromId="863" toId="864">
</dataflow>
<dataflow id="3249" from="_ssdm_op_SpecRegionBegin" to="rbegin17" fromId="2857" toId="865">
</dataflow>
<dataflow id="3251" from="empty_24" to="rbegin17" fromId="3250" toId="865">
</dataflow>
<dataflow id="3252" from="_ssdm_op_SpecRegionEnd" to="rend18" fromId="2861" toId="866">
</dataflow>
<dataflow id="3253" from="empty_24" to="rend18" fromId="3250" toId="866">
</dataflow>
<dataflow id="3254" from="rbegin17" to="rend18" fromId="865" toId="866">
</dataflow>
<dataflow id="3255" from="_ssdm_op_SpecRegionBegin" to="rbegin15" fromId="2857" toId="867">
</dataflow>
<dataflow id="3257" from="empty_1" to="rbegin15" fromId="3256" toId="867">
</dataflow>
<dataflow id="3258" from="_ssdm_op_SpecRegionEnd" to="rend16" fromId="2861" toId="868">
</dataflow>
<dataflow id="3259" from="empty_1" to="rend16" fromId="3256" toId="868">
</dataflow>
<dataflow id="3260" from="rbegin15" to="rend16" fromId="867" toId="868">
</dataflow>
<dataflow id="3261" from="_ssdm_op_SpecRegionBegin" to="rbegin13" fromId="2857" toId="869">
</dataflow>
<dataflow id="3263" from="empty_11" to="rbegin13" fromId="3262" toId="869">
</dataflow>
<dataflow id="3264" from="_ssdm_op_SpecRegionEnd" to="rend14" fromId="2861" toId="870">
</dataflow>
<dataflow id="3265" from="empty_11" to="rend14" fromId="3262" toId="870">
</dataflow>
<dataflow id="3266" from="rbegin13" to="rend14" fromId="869" toId="870">
</dataflow>
<dataflow id="3267" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="2857" toId="871">
</dataflow>
<dataflow id="3269" from="empty_18" to="rbegin9" fromId="3268" toId="871">
</dataflow>
<dataflow id="3270" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="2861" toId="872">
</dataflow>
<dataflow id="3271" from="empty_18" to="rend10" fromId="3268" toId="872">
</dataflow>
<dataflow id="3272" from="rbegin9" to="rend10" fromId="871" toId="872">
</dataflow>
<dataflow id="3273" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="2857" toId="873">
</dataflow>
<dataflow id="3275" from="empty_63" to="rbegin7" fromId="3274" toId="873">
</dataflow>
<dataflow id="3276" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="2861" toId="874">
</dataflow>
<dataflow id="3277" from="empty_63" to="rend8" fromId="3274" toId="874">
</dataflow>
<dataflow id="3278" from="rbegin7" to="rend8" fromId="873" toId="874">
</dataflow>
<dataflow id="3279" from="_ssdm_op_SpecRegionBegin" to="rbegin75" fromId="2857" toId="875">
</dataflow>
<dataflow id="3281" from="empty_21" to="rbegin75" fromId="3280" toId="875">
</dataflow>
<dataflow id="3282" from="_ssdm_op_SpecRegionEnd" to="rend182" fromId="2861" toId="876">
</dataflow>
<dataflow id="3283" from="empty_21" to="rend182" fromId="3280" toId="876">
</dataflow>
<dataflow id="3284" from="rbegin75" to="rend182" fromId="875" toId="876">
</dataflow>
<dataflow id="3285" from="_ssdm_op_SpecRegionBegin" to="rbegin76" fromId="2857" toId="877">
</dataflow>
<dataflow id="3287" from="empty_16" to="rbegin76" fromId="3286" toId="877">
</dataflow>
<dataflow id="3288" from="_ssdm_op_SpecRegionEnd" to="rend160" fromId="2861" toId="878">
</dataflow>
<dataflow id="3289" from="empty_16" to="rend160" fromId="3286" toId="878">
</dataflow>
<dataflow id="3290" from="rbegin76" to="rend160" fromId="877" toId="878">
</dataflow>
<dataflow id="3291" from="_ssdm_op_SpecRegionBegin" to="rbegin77" fromId="2857" toId="879">
</dataflow>
<dataflow id="3293" from="empty_26" to="rbegin77" fromId="3292" toId="879">
</dataflow>
<dataflow id="3294" from="_ssdm_op_SpecRegionEnd" to="rend138" fromId="2861" toId="880">
</dataflow>
<dataflow id="3295" from="empty_26" to="rend138" fromId="3292" toId="880">
</dataflow>
<dataflow id="3296" from="rbegin77" to="rend138" fromId="879" toId="880">
</dataflow>
<dataflow id="3297" from="_ssdm_op_SpecRegionBegin" to="rbegin78" fromId="2857" toId="881">
</dataflow>
<dataflow id="3299" from="empty_5" to="rbegin78" fromId="3298" toId="881">
</dataflow>
<dataflow id="3300" from="_ssdm_op_SpecRegionEnd" to="rend116" fromId="2861" toId="882">
</dataflow>
<dataflow id="3301" from="empty_5" to="rend116" fromId="3298" toId="882">
</dataflow>
<dataflow id="3302" from="rbegin78" to="rend116" fromId="881" toId="882">
</dataflow>
<dataflow id="3303" from="_ssdm_op_SpecRegionBegin" to="rbegin79" fromId="2857" toId="883">
</dataflow>
<dataflow id="3305" from="empty_36" to="rbegin79" fromId="3304" toId="883">
</dataflow>
<dataflow id="3306" from="_ssdm_op_SpecRegionEnd" to="rend94" fromId="2861" toId="884">
</dataflow>
<dataflow id="3307" from="empty_36" to="rend94" fromId="3304" toId="884">
</dataflow>
<dataflow id="3308" from="rbegin79" to="rend94" fromId="883" toId="884">
</dataflow>
<dataflow id="3309" from="_ssdm_op_SpecRegionBegin" to="rbegin71" fromId="2857" toId="885">
</dataflow>
<dataflow id="3311" from="empty_61" to="rbegin71" fromId="3310" toId="885">
</dataflow>
<dataflow id="3312" from="_ssdm_op_SpecRegionEnd" to="rend72" fromId="2861" toId="886">
</dataflow>
<dataflow id="3313" from="empty_61" to="rend72" fromId="3310" toId="886">
</dataflow>
<dataflow id="3314" from="rbegin71" to="rend72" fromId="885" toId="886">
</dataflow>
<dataflow id="3315" from="_ssdm_op_SpecRegionBegin" to="rbegin49" fromId="2857" toId="887">
</dataflow>
<dataflow id="3317" from="empty_13" to="rbegin49" fromId="3316" toId="887">
</dataflow>
<dataflow id="3318" from="_ssdm_op_SpecRegionEnd" to="rend50" fromId="2861" toId="888">
</dataflow>
<dataflow id="3319" from="empty_13" to="rend50" fromId="3316" toId="888">
</dataflow>
<dataflow id="3320" from="rbegin49" to="rend50" fromId="887" toId="888">
</dataflow>
<dataflow id="3321" from="_ssdm_op_SpecRegionBegin" to="rbegin27" fromId="2857" toId="889">
</dataflow>
<dataflow id="3323" from="empty_2" to="rbegin27" fromId="3322" toId="889">
</dataflow>
<dataflow id="3324" from="_ssdm_op_SpecRegionEnd" to="rend28" fromId="2861" toId="890">
</dataflow>
<dataflow id="3325" from="empty_2" to="rend28" fromId="3322" toId="890">
</dataflow>
<dataflow id="3326" from="rbegin27" to="rend28" fromId="889" toId="890">
</dataflow>
<dataflow id="3327" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="2857" toId="891">
</dataflow>
<dataflow id="3329" from="empty_33" to="rbegin5" fromId="3328" toId="891">
</dataflow>
<dataflow id="3330" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="2861" toId="892">
</dataflow>
<dataflow id="3331" from="empty_33" to="rend6" fromId="3328" toId="892">
</dataflow>
<dataflow id="3332" from="rbegin5" to="rend6" fromId="891" toId="892">
</dataflow>
<dataflow id="3333" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="2857" toId="893">
</dataflow>
<dataflow id="3335" from="empty_10" to="rbegin" fromId="3334" toId="893">
</dataflow>
<dataflow id="3336" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="2861" toId="894">
</dataflow>
<dataflow id="3337" from="empty_10" to="rend" fromId="3334" toId="894">
</dataflow>
<dataflow id="3338" from="rbegin" to="rend" fromId="893" toId="894">
</dataflow>
<dataflow id="3339" from="trunc_ln357" to="m169" fromId="663" toId="895">
</dataflow>
<dataflow id="3340" from="trunc_ln357_1" to="m169" fromId="629" toId="895">
</dataflow>
<dataflow id="3341" from="mul_ln358" to="m170" fromId="667" toId="896">
</dataflow>
<dataflow id="3342" from="sext_ln358_1" to="m170" fromId="666" toId="896">
</dataflow>
<dataflow id="3343" from="m169" to="sext_ln380" fromId="895" toId="897">
</dataflow>
<dataflow id="3344" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln380" fromId="1048" toId="898">
</dataflow>
<dataflow id="3345" from="out_data_20" to="write_ln380" fromId="978" toId="898">
</dataflow>
<dataflow id="3346" from="sext_ln380" to="write_ln380" fromId="897" toId="898">
</dataflow>
<dataflow id="3347" from="m170" to="sext_ln381" fromId="896" toId="899">
</dataflow>
<dataflow id="3348" from="_ssdm_op_Write.ap_auto.i16P0A" to="write_ln381" fromId="1048" toId="900">
</dataflow>
<dataflow id="3349" from="out_data_21" to="write_ln381" fromId="979" toId="900">
</dataflow>
<dataflow id="3350" from="sext_ln381" to="write_ln381" fromId="899" toId="900">
</dataflow>
</dataflows>


</stg>
