Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Feb 16 10:11:42 2024
| Host         : CL-Prebys-LT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.752        0.000                      0                  478        0.053        0.000                      0                  478        4.020        0.000                       0                   228  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.752        0.000                      0                  478        0.053        0.000                      0                  478        4.020        0.000                       0                   228  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_0                       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 2.388ns (35.366%)  route 4.364ns (64.634%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.850    11.870    da/busy1
    SLICE_X9Y76          FDRE                                         r  da/delay_counter_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.425    14.829    da/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  da/delay_counter_reg[12]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X9Y76          FDRE (Setup_fdre_C_R)       -0.429    14.623    da/delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 2.388ns (35.366%)  route 4.364ns (64.634%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.850    11.870    da/busy1
    SLICE_X9Y76          FDRE                                         r  da/delay_counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.425    14.829    da/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  da/delay_counter_reg[13]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X9Y76          FDRE (Setup_fdre_C_R)       -0.429    14.623    da/delay_counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 2.388ns (35.366%)  route 4.364ns (64.634%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.850    11.870    da/busy1
    SLICE_X9Y76          FDRE                                         r  da/delay_counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.425    14.829    da/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  da/delay_counter_reg[14]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X9Y76          FDRE (Setup_fdre_C_R)       -0.429    14.623    da/delay_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.752ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.752ns  (logic 2.388ns (35.366%)  route 4.364ns (64.634%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.850    11.870    da/busy1
    SLICE_X9Y76          FDRE                                         r  da/delay_counter_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.425    14.829    da/clk_IBUF_BUFG
    SLICE_X9Y76          FDRE                                         r  da/delay_counter_reg[15]/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X9Y76          FDRE (Setup_fdre_C_R)       -0.429    14.623    da/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -11.870    
  -------------------------------------------------------------------
                         slack                                  2.752    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.388ns (35.701%)  route 4.301ns (64.299%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.787    11.807    da/busy1
    SLICE_X9Y74          FDRE                                         r  da/delay_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.423    14.827    da/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  da/delay_counter_reg[4]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.621    da/delay_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.388ns (35.701%)  route 4.301ns (64.299%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.787    11.807    da/busy1
    SLICE_X9Y74          FDRE                                         r  da/delay_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.423    14.827    da/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  da/delay_counter_reg[5]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.621    da/delay_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.388ns (35.701%)  route 4.301ns (64.299%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.787    11.807    da/busy1
    SLICE_X9Y74          FDRE                                         r  da/delay_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.423    14.827    da/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  da/delay_counter_reg[6]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.621    da/delay_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.814ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.689ns  (logic 2.388ns (35.701%)  route 4.301ns (64.299%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.787    11.807    da/busy1
    SLICE_X9Y74          FDRE                                         r  da/delay_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.423    14.827    da/clk_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  da/delay_counter_reg[7]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X9Y74          FDRE (Setup_fdre_C_R)       -0.429    14.621    da/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.807    
  -------------------------------------------------------------------
                         slack                                  2.814    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 2.388ns (36.125%)  route 4.222ns (63.875%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.708    11.728    da/busy1
    SLICE_X9Y75          FDRE                                         r  da/delay_counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.423    14.827    da/clk_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  da/delay_counter_reg[10]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X9Y75          FDRE (Setup_fdre_C_R)       -0.429    14.621    da/delay_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  2.892    

Slack (MET) :             2.892ns  (required time - arrival time)
  Source:                 strobe_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            da/delay_counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 2.388ns (36.125%)  route 4.222ns (63.875%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.118ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.534     5.118    clk_IBUF_BUFG
    SLICE_X29Y75         FDRE                                         r  strobe_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.456     5.574 f  strobe_reg/Q
                         net (fo=40, routed)          1.489     7.063    da/strobe
    SLICE_X10Y73         LUT3 (Prop_lut3_I2_O)        0.146     7.209 r  da/FSM_onehot_state[4]_i_12/O
                         net (fo=1, routed)           0.531     7.740    da/delay_counter0_out[0]
    SLICE_X8Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.799     8.539 r  da/FSM_onehot_state_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000     8.539    da/FSM_onehot_state_reg[4]_i_7_n_0
    SLICE_X8Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.656 r  da/FSM_onehot_state_reg[4]_i_8/CO[3]
                         net (fo=1, routed)           0.009     8.665    da/FSM_onehot_state_reg[4]_i_8_n_0
    SLICE_X8Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.782 r  da/delay_counter_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.782    da/delay_counter_reg[0]_i_3_n_0
    SLICE_X8Y76          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.105 r  da/FSM_onehot_state_reg[4]_i_6/O[1]
                         net (fo=1, routed)           1.007    10.112    da/p_0_in[14]
    SLICE_X10Y73         LUT6 (Prop_lut6_I0_O)        0.306    10.418 r  da/FSM_onehot_state[4]_i_3/O
                         net (fo=8, routed)           0.478    10.896    da/FSM_onehot_state[4]_i_3_n_0
    SLICE_X10Y74         LUT6 (Prop_lut6_I1_O)        0.124    11.020 r  da/delay_counter[0]_i_1/O
                         net (fo=16, routed)          0.708    11.728    da/busy1
    SLICE_X9Y75          FDRE                                         r  da/delay_counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.423    14.827    da/clk_IBUF_BUFG
    SLICE_X9Y75          FDRE                                         r  da/delay_counter_reg[11]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X9Y75          FDRE (Setup_fdre_C_R)       -0.429    14.621    da/delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -11.728    
  -------------------------------------------------------------------
                         slack                                  2.892    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.404%)  route 0.263ns (61.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.552     1.496    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X12Y73         FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[7]/Q
                         net (fo=1, routed)           0.263     1.923    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[7]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.574    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[7])
                                                      0.296     1.870    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.128ns (34.130%)  route 0.247ns (65.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X13Y71         FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y71         FDRE (Prop_fdre_C_Q)         0.128     1.626 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[9]/Q
                         net (fo=1, routed)           0.247     1.873    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[9]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.574    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[9])
                                                      0.242     1.816    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.026%)  route 0.267ns (61.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.552     1.496    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/aclk
    SLICE_X12Y73         FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y73         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_data_in/gen_reg.d_reg_reg[3]/Q
                         net (fo=1, routed)           0.267     1.927    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/DA_IN[3]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.480     1.574    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[3])
                                                      0.296     1.870    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.870    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]_srl1/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.981%)  route 0.136ns (49.019%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.557     1.501    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X9Y68          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y68          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.base_cnt_reg[7]/Q
                         net (fo=5, routed)           0.136     1.777    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/Q[7]
    SLICE_X10Y67         SRL16E                                       r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]_srl1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.825     2.015    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/aclk
    SLICE_X10Y67         SRL16E                                       r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]_srl1/CLK
                         clock pessimism             -0.480     1.536    
    SLICE_X10Y67         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.719    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/gen_dly.gen_shiftreg.gen_rtl_delay.delay_bus_reg[0][7]_srl1
  -------------------------------------------------------------------
                         required time                         -1.719    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.530%)  route 0.156ns (52.470%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.548     1.492    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X29Y74         FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[7]/Q
                         net (fo=1, routed)           0.156     1.788    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[7]
    SLICE_X14Y74         SRL16E                                       r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.817     2.007    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X14Y74         SRL16E                                       r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16/CLK
                         clock pessimism             -0.480     1.528    
    SLICE_X14Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.711    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                         -1.711    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.001%)  route 0.171ns (50.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X8Y71          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y71          FDRE (Prop_fdre_C_Q)         0.164     1.662 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_sym_addr_reg[8]/Q
                         net (fo=3, routed)           0.171     1.832    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRB[8]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.861     2.051    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
                         clock pessimism             -0.500     1.551    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.734    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.068%)  route 0.220ns (60.932%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.555     1.499    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X9Y70          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[5]/Q
                         net (fo=2, routed)           0.220     1.860    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRA[5]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     1.737    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.490%)  route 0.128ns (47.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.492ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.548     1.492    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/aclk
    SLICE_X29Y74         FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.633 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo_wr_data_1_reg[6]/Q
                         net (fo=1, routed)           0.128     1.760    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/wr_data[6]
    SLICE_X14Y74         SRL16E                                       r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.817     2.007    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/aclk
    SLICE_X14Y74         SRL16E                                       r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16/CLK
                         clock pessimism             -0.480     1.528    
    SLICE_X14Y74         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.637    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][6]_srl16
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.550%)  route 0.225ns (61.450%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X9Y71          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y71          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[8]/Q
                         net (fo=3, routed)           0.225     1.864    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRA[8]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     1.737    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.237%)  route 0.238ns (62.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.555     1.499    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/aclk
    SLICE_X9Y70          FDRE                                         r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y70          FDRE (Prop_fdre_C_Q)         0.141     1.640 r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.gen_data_addr_reg[6]/Q
                         net (fo=4, routed)           0.238     1.877    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/ADDRA[6]
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.864     2.054    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/CLK
    RAMB18_X0Y28         RAMB18E1                                     r  your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
                         clock pessimism             -0.500     1.554    
    RAMB18_X0Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     1.737    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg
  -------------------------------------------------------------------
                         required time                         -1.737    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      x1/xadc_wiz_0/inst/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[0].i_mem/g_packed.g_true_dual_port.i_mem/gen_bram.gen_write_first.gen_double_reg.ram_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y29   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_mem_array[1].i_mem/g_individual.i_mem_a/gen_bram.gen_rom.gen_double_reg.do_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     DSP48E1/CLK         n/a            2.154         10.000      7.846      DSP48_X0Y28    your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_paths[0].g_smac.i_maccum/i_addsub_mult_accum/g_dsp48.g_dsp48e1.i_dsp48e1/CLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y68   sample_delay_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y70   sample_delay_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y70   sample_delay_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y71   sample_delay_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y73   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y73   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y73   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y73   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y73   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y73   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][10]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y73   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y73   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][11]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y74   your_instance_name/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/fifo0/fifo_1_reg[15][2]_srl16/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 da/ldac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.859ns  (logic 3.970ns (50.514%)  route 3.889ns (49.486%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.540     5.124    da/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  da/ldac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  da/ldac_reg/Q
                         net (fo=1, routed)           3.889     9.469    UCD_io_OBUF[3]
    M4                   OBUF (Prop_obuf_I_O)         3.514    12.983 r  UCD_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.983    UCD_io[3]
    M4                                                                r  UCD_io[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sdin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.680ns  (logic 4.028ns (52.444%)  route 3.653ns (47.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.545     5.129    da/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  da/sdin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.518     5.647 r  da/sdin_reg/Q
                         net (fo=1, routed)           3.653     9.300    UCD_io_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         3.510    12.809 r  UCD_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.809    UCD_io[2]
    L4                                                                r  UCD_io[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.058ns  (logic 4.027ns (57.056%)  route 3.031ns (42.944%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.540     5.124    da/clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  da/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.456     5.580 r  da/cs_reg/Q
                         net (fo=1, routed)           3.031     8.611    UCD_io_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         3.571    12.182 r  UCD_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.182    UCD_io[0]
    N13                                                               r  UCD_io[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.978ns  (logic 4.094ns (58.662%)  route 2.885ns (41.338%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         1.543     5.127    da/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  da/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.518     5.645 r  da/sclk_reg/Q
                         net (fo=1, routed)           2.885     8.530    UCD_io_OBUF[1]
    P13                  OBUF (Prop_obuf_I_O)         3.576    12.105 r  UCD_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.105    UCD_io[1]
    P13                                                               r  UCD_io[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 da/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 1.440ns (62.400%)  route 0.868ns (37.600%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    da/clk_IBUF_BUFG
    SLICE_X10Y71         FDRE                                         r  da/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y71         FDRE (Prop_fdre_C_Q)         0.164     1.662 r  da/sclk_reg/Q
                         net (fo=1, routed)           0.868     2.530    UCD_io_OBUF[1]
    P13                  OBUF (Prop_obuf_I_O)         1.276     3.806 r  UCD_io_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.806    UCD_io[1]
    P13                                                               r  UCD_io[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/cs_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.338ns  (logic 1.413ns (60.426%)  route 0.925ns (39.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    da/clk_IBUF_BUFG
    SLICE_X9Y72          FDRE                                         r  da/cs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y72          FDRE (Prop_fdre_C_Q)         0.141     1.639 r  da/cs_reg/Q
                         net (fo=1, routed)           0.925     2.564    UCD_io_OBUF[0]
    N13                  OBUF (Prop_obuf_I_O)         1.272     3.836 r  UCD_io_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.836    UCD_io[0]
    N13                                                               r  UCD_io[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/sdin_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.607ns  (logic 1.375ns (52.752%)  route 1.232ns (47.248%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.556     1.500    da/clk_IBUF_BUFG
    SLICE_X12Y69         FDRE                                         r  da/sdin_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y69         FDRE (Prop_fdre_C_Q)         0.164     1.664 r  da/sdin_reg/Q
                         net (fo=1, routed)           1.232     2.895    UCD_io_OBUF[2]
    L4                   OBUF (Prop_obuf_I_O)         1.211     4.106 r  UCD_io_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.106    UCD_io[2]
    L4                                                                r  UCD_io[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 da/ldac_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            UCD_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.710ns  (logic 1.356ns (50.034%)  route 1.354ns (49.966%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=227, routed)         0.554     1.498    da/clk_IBUF_BUFG
    SLICE_X11Y72         FDRE                                         r  da/ldac_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  da/ldac_reg/Q
                         net (fo=1, routed)           1.354     2.993    UCD_io_OBUF[3]
    M4                   OBUF (Prop_obuf_I_O)         1.215     4.208 r  UCD_io_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.208    UCD_io[3]
    M4                                                                r  UCD_io[3] (OUT)
  -------------------------------------------------------------------    -------------------





