{
  "module_name": "goya_coresight.c",
  "hash_id": "0482e36736a2d11908f2ca25b3f55182d18c497a1b5535cc7986cc3bdcd262b3",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/goya/goya_coresight.c",
  "human_readable_source": "\n\n \n\n#include \"goyaP.h\"\n#include \"../include/goya/goya_coresight.h\"\n#include \"../include/goya/asic_reg/goya_regs.h\"\n#include \"../include/goya/asic_reg/goya_masks.h\"\n\n#include <uapi/drm/habanalabs_accel.h>\n\n#define GOYA_PLDM_CORESIGHT_TIMEOUT_USEC\t(CORESIGHT_TIMEOUT_USEC * 100)\n\n#define SPMU_SECTION_SIZE\t\tDMA_CH_0_CS_SPMU_MAX_OFFSET\n#define SPMU_EVENT_TYPES_OFFSET\t\t0x400\n#define SPMU_MAX_COUNTERS\t\t6\n\nstatic u64 debug_stm_regs[GOYA_STM_LAST + 1] = {\n\t[GOYA_STM_CPU]\t\t= mmCPU_STM_BASE,\n\t[GOYA_STM_DMA_CH_0_CS]\t= mmDMA_CH_0_CS_STM_BASE,\n\t[GOYA_STM_DMA_CH_1_CS]\t= mmDMA_CH_1_CS_STM_BASE,\n\t[GOYA_STM_DMA_CH_2_CS]\t= mmDMA_CH_2_CS_STM_BASE,\n\t[GOYA_STM_DMA_CH_3_CS]\t= mmDMA_CH_3_CS_STM_BASE,\n\t[GOYA_STM_DMA_CH_4_CS]\t= mmDMA_CH_4_CS_STM_BASE,\n\t[GOYA_STM_DMA_MACRO_CS]\t= mmDMA_MACRO_CS_STM_BASE,\n\t[GOYA_STM_MME1_SBA]\t= mmMME1_SBA_STM_BASE,\n\t[GOYA_STM_MME3_SBB]\t= mmMME3_SBB_STM_BASE,\n\t[GOYA_STM_MME4_WACS2]\t= mmMME4_WACS2_STM_BASE,\n\t[GOYA_STM_MME4_WACS]\t= mmMME4_WACS_STM_BASE,\n\t[GOYA_STM_MMU_CS]\t= mmMMU_CS_STM_BASE,\n\t[GOYA_STM_PCIE]\t\t= mmPCIE_STM_BASE,\n\t[GOYA_STM_PSOC]\t\t= mmPSOC_STM_BASE,\n\t[GOYA_STM_TPC0_EML]\t= mmTPC0_EML_STM_BASE,\n\t[GOYA_STM_TPC1_EML]\t= mmTPC1_EML_STM_BASE,\n\t[GOYA_STM_TPC2_EML]\t= mmTPC2_EML_STM_BASE,\n\t[GOYA_STM_TPC3_EML]\t= mmTPC3_EML_STM_BASE,\n\t[GOYA_STM_TPC4_EML]\t= mmTPC4_EML_STM_BASE,\n\t[GOYA_STM_TPC5_EML]\t= mmTPC5_EML_STM_BASE,\n\t[GOYA_STM_TPC6_EML]\t= mmTPC6_EML_STM_BASE,\n\t[GOYA_STM_TPC7_EML]\t= mmTPC7_EML_STM_BASE\n};\n\nstatic u64 debug_etf_regs[GOYA_ETF_LAST + 1] = {\n\t[GOYA_ETF_CPU_0]\t= mmCPU_ETF_0_BASE,\n\t[GOYA_ETF_CPU_1]\t= mmCPU_ETF_1_BASE,\n\t[GOYA_ETF_CPU_TRACE]\t= mmCPU_ETF_TRACE_BASE,\n\t[GOYA_ETF_DMA_CH_0_CS]\t= mmDMA_CH_0_CS_ETF_BASE,\n\t[GOYA_ETF_DMA_CH_1_CS]\t= mmDMA_CH_1_CS_ETF_BASE,\n\t[GOYA_ETF_DMA_CH_2_CS]\t= mmDMA_CH_2_CS_ETF_BASE,\n\t[GOYA_ETF_DMA_CH_3_CS]\t= mmDMA_CH_3_CS_ETF_BASE,\n\t[GOYA_ETF_DMA_CH_4_CS]\t= mmDMA_CH_4_CS_ETF_BASE,\n\t[GOYA_ETF_DMA_MACRO_CS]\t= mmDMA_MACRO_CS_ETF_BASE,\n\t[GOYA_ETF_MME1_SBA]\t= mmMME1_SBA_ETF_BASE,\n\t[GOYA_ETF_MME3_SBB]\t= mmMME3_SBB_ETF_BASE,\n\t[GOYA_ETF_MME4_WACS2]\t= mmMME4_WACS2_ETF_BASE,\n\t[GOYA_ETF_MME4_WACS]\t= mmMME4_WACS_ETF_BASE,\n\t[GOYA_ETF_MMU_CS]\t= mmMMU_CS_ETF_BASE,\n\t[GOYA_ETF_PCIE]\t\t= mmPCIE_ETF_BASE,\n\t[GOYA_ETF_PSOC]\t\t= mmPSOC_ETF_BASE,\n\t[GOYA_ETF_TPC0_EML]\t= mmTPC0_EML_ETF_BASE,\n\t[GOYA_ETF_TPC1_EML]\t= mmTPC1_EML_ETF_BASE,\n\t[GOYA_ETF_TPC2_EML]\t= mmTPC2_EML_ETF_BASE,\n\t[GOYA_ETF_TPC3_EML]\t= mmTPC3_EML_ETF_BASE,\n\t[GOYA_ETF_TPC4_EML]\t= mmTPC4_EML_ETF_BASE,\n\t[GOYA_ETF_TPC5_EML]\t= mmTPC5_EML_ETF_BASE,\n\t[GOYA_ETF_TPC6_EML]\t= mmTPC6_EML_ETF_BASE,\n\t[GOYA_ETF_TPC7_EML]\t= mmTPC7_EML_ETF_BASE\n};\n\nstatic u64 debug_funnel_regs[GOYA_FUNNEL_LAST + 1] = {\n\t[GOYA_FUNNEL_CPU]\t\t= mmCPU_FUNNEL_BASE,\n\t[GOYA_FUNNEL_DMA_CH_6_1]\t= mmDMA_CH_FUNNEL_6_1_BASE,\n\t[GOYA_FUNNEL_DMA_MACRO_3_1]\t= mmDMA_MACRO_FUNNEL_3_1_BASE,\n\t[GOYA_FUNNEL_MME0_RTR]\t\t= mmMME0_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_MME1_RTR]\t\t= mmMME1_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_MME2_RTR]\t\t= mmMME2_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_MME3_RTR]\t\t= mmMME3_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_MME4_RTR]\t\t= mmMME4_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_MME5_RTR]\t\t= mmMME5_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_PCIE]\t\t= mmPCIE_FUNNEL_BASE,\n\t[GOYA_FUNNEL_PSOC]\t\t= mmPSOC_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC0_EML]\t\t= mmTPC0_EML_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC1_EML]\t\t= mmTPC1_EML_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC1_RTR]\t\t= mmTPC1_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC2_EML]\t\t= mmTPC2_EML_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC2_RTR]\t\t= mmTPC2_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC3_EML]\t\t= mmTPC3_EML_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC3_RTR]\t\t= mmTPC3_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC4_EML]\t\t= mmTPC4_EML_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC4_RTR]\t\t= mmTPC4_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC5_EML]\t\t= mmTPC5_EML_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC5_RTR]\t\t= mmTPC5_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC6_EML]\t\t= mmTPC6_EML_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC6_RTR]\t\t= mmTPC6_RTR_FUNNEL_BASE,\n\t[GOYA_FUNNEL_TPC7_EML]\t\t= mmTPC7_EML_FUNNEL_BASE\n};\n\nstatic u64 debug_bmon_regs[GOYA_BMON_LAST + 1] = {\n\t[GOYA_BMON_CPU_RD]\t\t= mmCPU_RD_BMON_BASE,\n\t[GOYA_BMON_CPU_WR]\t\t= mmCPU_WR_BMON_BASE,\n\t[GOYA_BMON_DMA_CH_0_0]\t\t= mmDMA_CH_0_BMON_0_BASE,\n\t[GOYA_BMON_DMA_CH_0_1]\t\t= mmDMA_CH_0_BMON_1_BASE,\n\t[GOYA_BMON_DMA_CH_1_0]\t\t= mmDMA_CH_1_BMON_0_BASE,\n\t[GOYA_BMON_DMA_CH_1_1]\t\t= mmDMA_CH_1_BMON_1_BASE,\n\t[GOYA_BMON_DMA_CH_2_0]\t\t= mmDMA_CH_2_BMON_0_BASE,\n\t[GOYA_BMON_DMA_CH_2_1]\t\t= mmDMA_CH_2_BMON_1_BASE,\n\t[GOYA_BMON_DMA_CH_3_0]\t\t= mmDMA_CH_3_BMON_0_BASE,\n\t[GOYA_BMON_DMA_CH_3_1]\t\t= mmDMA_CH_3_BMON_1_BASE,\n\t[GOYA_BMON_DMA_CH_4_0]\t\t= mmDMA_CH_4_BMON_0_BASE,\n\t[GOYA_BMON_DMA_CH_4_1]\t\t= mmDMA_CH_4_BMON_1_BASE,\n\t[GOYA_BMON_DMA_MACRO_0]\t\t= mmDMA_MACRO_BMON_0_BASE,\n\t[GOYA_BMON_DMA_MACRO_1]\t\t= mmDMA_MACRO_BMON_1_BASE,\n\t[GOYA_BMON_DMA_MACRO_2]\t\t= mmDMA_MACRO_BMON_2_BASE,\n\t[GOYA_BMON_DMA_MACRO_3]\t\t= mmDMA_MACRO_BMON_3_BASE,\n\t[GOYA_BMON_DMA_MACRO_4]\t\t= mmDMA_MACRO_BMON_4_BASE,\n\t[GOYA_BMON_DMA_MACRO_5]\t\t= mmDMA_MACRO_BMON_5_BASE,\n\t[GOYA_BMON_DMA_MACRO_6]\t\t= mmDMA_MACRO_BMON_6_BASE,\n\t[GOYA_BMON_DMA_MACRO_7]\t\t= mmDMA_MACRO_BMON_7_BASE,\n\t[GOYA_BMON_MME1_SBA_0]\t\t= mmMME1_SBA_BMON0_BASE,\n\t[GOYA_BMON_MME1_SBA_1]\t\t= mmMME1_SBA_BMON1_BASE,\n\t[GOYA_BMON_MME3_SBB_0]\t\t= mmMME3_SBB_BMON0_BASE,\n\t[GOYA_BMON_MME3_SBB_1]\t\t= mmMME3_SBB_BMON1_BASE,\n\t[GOYA_BMON_MME4_WACS2_0]\t= mmMME4_WACS2_BMON0_BASE,\n\t[GOYA_BMON_MME4_WACS2_1]\t= mmMME4_WACS2_BMON1_BASE,\n\t[GOYA_BMON_MME4_WACS2_2]\t= mmMME4_WACS2_BMON2_BASE,\n\t[GOYA_BMON_MME4_WACS_0]\t\t= mmMME4_WACS_BMON0_BASE,\n\t[GOYA_BMON_MME4_WACS_1]\t\t= mmMME4_WACS_BMON1_BASE,\n\t[GOYA_BMON_MME4_WACS_2]\t\t= mmMME4_WACS_BMON2_BASE,\n\t[GOYA_BMON_MME4_WACS_3]\t\t= mmMME4_WACS_BMON3_BASE,\n\t[GOYA_BMON_MME4_WACS_4]\t\t= mmMME4_WACS_BMON4_BASE,\n\t[GOYA_BMON_MME4_WACS_5]\t\t= mmMME4_WACS_BMON5_BASE,\n\t[GOYA_BMON_MME4_WACS_6]\t\t= mmMME4_WACS_BMON6_BASE,\n\t[GOYA_BMON_MMU_0]\t\t= mmMMU_BMON_0_BASE,\n\t[GOYA_BMON_MMU_1]\t\t= mmMMU_BMON_1_BASE,\n\t[GOYA_BMON_PCIE_MSTR_RD]\t= mmPCIE_BMON_MSTR_RD_BASE,\n\t[GOYA_BMON_PCIE_MSTR_WR]\t= mmPCIE_BMON_MSTR_WR_BASE,\n\t[GOYA_BMON_PCIE_SLV_RD]\t\t= mmPCIE_BMON_SLV_RD_BASE,\n\t[GOYA_BMON_PCIE_SLV_WR]\t\t= mmPCIE_BMON_SLV_WR_BASE,\n\t[GOYA_BMON_TPC0_EML_0]\t\t= mmTPC0_EML_BUSMON_0_BASE,\n\t[GOYA_BMON_TPC0_EML_1]\t\t= mmTPC0_EML_BUSMON_1_BASE,\n\t[GOYA_BMON_TPC0_EML_2]\t\t= mmTPC0_EML_BUSMON_2_BASE,\n\t[GOYA_BMON_TPC0_EML_3]\t\t= mmTPC0_EML_BUSMON_3_BASE,\n\t[GOYA_BMON_TPC1_EML_0]\t\t= mmTPC1_EML_BUSMON_0_BASE,\n\t[GOYA_BMON_TPC1_EML_1]\t\t= mmTPC1_EML_BUSMON_1_BASE,\n\t[GOYA_BMON_TPC1_EML_2]\t\t= mmTPC1_EML_BUSMON_2_BASE,\n\t[GOYA_BMON_TPC1_EML_3]\t\t= mmTPC1_EML_BUSMON_3_BASE,\n\t[GOYA_BMON_TPC2_EML_0]\t\t= mmTPC2_EML_BUSMON_0_BASE,\n\t[GOYA_BMON_TPC2_EML_1]\t\t= mmTPC2_EML_BUSMON_1_BASE,\n\t[GOYA_BMON_TPC2_EML_2]\t\t= mmTPC2_EML_BUSMON_2_BASE,\n\t[GOYA_BMON_TPC2_EML_3]\t\t= mmTPC2_EML_BUSMON_3_BASE,\n\t[GOYA_BMON_TPC3_EML_0]\t\t= mmTPC3_EML_BUSMON_0_BASE,\n\t[GOYA_BMON_TPC3_EML_1]\t\t= mmTPC3_EML_BUSMON_1_BASE,\n\t[GOYA_BMON_TPC3_EML_2]\t\t= mmTPC3_EML_BUSMON_2_BASE,\n\t[GOYA_BMON_TPC3_EML_3]\t\t= mmTPC3_EML_BUSMON_3_BASE,\n\t[GOYA_BMON_TPC4_EML_0]\t\t= mmTPC4_EML_BUSMON_0_BASE,\n\t[GOYA_BMON_TPC4_EML_1]\t\t= mmTPC4_EML_BUSMON_1_BASE,\n\t[GOYA_BMON_TPC4_EML_2]\t\t= mmTPC4_EML_BUSMON_2_BASE,\n\t[GOYA_BMON_TPC4_EML_3]\t\t= mmTPC4_EML_BUSMON_3_BASE,\n\t[GOYA_BMON_TPC5_EML_0]\t\t= mmTPC5_EML_BUSMON_0_BASE,\n\t[GOYA_BMON_TPC5_EML_1]\t\t= mmTPC5_EML_BUSMON_1_BASE,\n\t[GOYA_BMON_TPC5_EML_2]\t\t= mmTPC5_EML_BUSMON_2_BASE,\n\t[GOYA_BMON_TPC5_EML_3]\t\t= mmTPC5_EML_BUSMON_3_BASE,\n\t[GOYA_BMON_TPC6_EML_0]\t\t= mmTPC6_EML_BUSMON_0_BASE,\n\t[GOYA_BMON_TPC6_EML_1]\t\t= mmTPC6_EML_BUSMON_1_BASE,\n\t[GOYA_BMON_TPC6_EML_2]\t\t= mmTPC6_EML_BUSMON_2_BASE,\n\t[GOYA_BMON_TPC6_EML_3]\t\t= mmTPC6_EML_BUSMON_3_BASE,\n\t[GOYA_BMON_TPC7_EML_0]\t\t= mmTPC7_EML_BUSMON_0_BASE,\n\t[GOYA_BMON_TPC7_EML_1]\t\t= mmTPC7_EML_BUSMON_1_BASE,\n\t[GOYA_BMON_TPC7_EML_2]\t\t= mmTPC7_EML_BUSMON_2_BASE,\n\t[GOYA_BMON_TPC7_EML_3]\t\t= mmTPC7_EML_BUSMON_3_BASE\n};\n\nstatic u64 debug_spmu_regs[GOYA_SPMU_LAST + 1] = {\n\t[GOYA_SPMU_DMA_CH_0_CS]\t\t= mmDMA_CH_0_CS_SPMU_BASE,\n\t[GOYA_SPMU_DMA_CH_1_CS]\t\t= mmDMA_CH_1_CS_SPMU_BASE,\n\t[GOYA_SPMU_DMA_CH_2_CS]\t\t= mmDMA_CH_2_CS_SPMU_BASE,\n\t[GOYA_SPMU_DMA_CH_3_CS]\t\t= mmDMA_CH_3_CS_SPMU_BASE,\n\t[GOYA_SPMU_DMA_CH_4_CS]\t\t= mmDMA_CH_4_CS_SPMU_BASE,\n\t[GOYA_SPMU_DMA_MACRO_CS]\t= mmDMA_MACRO_CS_SPMU_BASE,\n\t[GOYA_SPMU_MME1_SBA]\t\t= mmMME1_SBA_SPMU_BASE,\n\t[GOYA_SPMU_MME3_SBB]\t\t= mmMME3_SBB_SPMU_BASE,\n\t[GOYA_SPMU_MME4_WACS2]\t\t= mmMME4_WACS2_SPMU_BASE,\n\t[GOYA_SPMU_MME4_WACS]\t\t= mmMME4_WACS_SPMU_BASE,\n\t[GOYA_SPMU_MMU_CS]\t\t= mmMMU_CS_SPMU_BASE,\n\t[GOYA_SPMU_PCIE]\t\t= mmPCIE_SPMU_BASE,\n\t[GOYA_SPMU_TPC0_EML]\t\t= mmTPC0_EML_SPMU_BASE,\n\t[GOYA_SPMU_TPC1_EML]\t\t= mmTPC1_EML_SPMU_BASE,\n\t[GOYA_SPMU_TPC2_EML]\t\t= mmTPC2_EML_SPMU_BASE,\n\t[GOYA_SPMU_TPC3_EML]\t\t= mmTPC3_EML_SPMU_BASE,\n\t[GOYA_SPMU_TPC4_EML]\t\t= mmTPC4_EML_SPMU_BASE,\n\t[GOYA_SPMU_TPC5_EML]\t\t= mmTPC5_EML_SPMU_BASE,\n\t[GOYA_SPMU_TPC6_EML]\t\t= mmTPC6_EML_SPMU_BASE,\n\t[GOYA_SPMU_TPC7_EML]\t\t= mmTPC7_EML_SPMU_BASE\n};\n\nstatic int goya_coresight_timeout(struct hl_device *hdev, u64 addr,\n\t\tint position, bool up)\n{\n\tint rc;\n\tu32 val, timeout_usec;\n\n\tif (hdev->pldm)\n\t\ttimeout_usec = GOYA_PLDM_CORESIGHT_TIMEOUT_USEC;\n\telse\n\t\ttimeout_usec = CORESIGHT_TIMEOUT_USEC;\n\n\trc = hl_poll_timeout(\n\t\thdev,\n\t\taddr,\n\t\tval,\n\t\tup ? val & BIT(position) : !(val & BIT(position)),\n\t\t1000,\n\t\ttimeout_usec);\n\n\tif (rc) {\n\t\tdev_err(hdev->dev,\n\t\t\t\"Timeout while waiting for coresight, addr: 0x%llx, position: %d, up: %d\\n\",\n\t\t\t\taddr, position, up);\n\t\treturn -EFAULT;\n\t}\n\n\treturn 0;\n}\n\nstatic int goya_config_stm(struct hl_device *hdev,\n\t\tstruct hl_debug_params *params)\n{\n\tstruct hl_debug_params_stm *input;\n\tu64 base_reg;\n\tu32 frequency;\n\tint rc;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_stm_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in STM\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_stm_regs[params->reg_idx] - CFG_BASE;\n\n\tWREG32(base_reg + 0xFB0, CORESIGHT_UNLOCK);\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tWREG32(base_reg + 0xE80, 0x80004);\n\t\tWREG32(base_reg + 0xD64, 7);\n\t\tWREG32(base_reg + 0xD60, 0);\n\t\tWREG32(base_reg + 0xD00, lower_32_bits(input->he_mask));\n\t\tWREG32(base_reg + 0xD20, lower_32_bits(input->sp_mask));\n\t\tWREG32(base_reg + 0xD60, 1);\n\t\tWREG32(base_reg + 0xD00, upper_32_bits(input->he_mask));\n\t\tWREG32(base_reg + 0xD20, upper_32_bits(input->sp_mask));\n\t\tWREG32(base_reg + 0xE70, 0x10);\n\t\tWREG32(base_reg + 0xE60, 0);\n\t\tWREG32(base_reg + 0xE64, 0x420000);\n\t\tWREG32(base_reg + 0xE00, 0xFFFFFFFF);\n\t\tWREG32(base_reg + 0xE20, 0xFFFFFFFF);\n\t\tWREG32(base_reg + 0xEF4, input->id);\n\t\tWREG32(base_reg + 0xDF4, 0x80);\n\t\tfrequency = hdev->asic_prop.psoc_timestamp_frequency;\n\t\tif (frequency == 0)\n\t\t\tfrequency = input->frequency;\n\t\tWREG32(base_reg + 0xE8C, frequency);\n\t\tWREG32(base_reg + 0xE90, 0x7FF);\n\t\tWREG32(base_reg + 0xE80, 0x27 | (input->id << 16));\n\t} else {\n\t\tWREG32(base_reg + 0xE80, 4);\n\t\tWREG32(base_reg + 0xD64, 0);\n\t\tWREG32(base_reg + 0xD60, 1);\n\t\tWREG32(base_reg + 0xD00, 0);\n\t\tWREG32(base_reg + 0xD20, 0);\n\t\tWREG32(base_reg + 0xD60, 0);\n\t\tWREG32(base_reg + 0xE20, 0);\n\t\tWREG32(base_reg + 0xE00, 0);\n\t\tWREG32(base_reg + 0xDF4, 0x80);\n\t\tWREG32(base_reg + 0xE70, 0);\n\t\tWREG32(base_reg + 0xE60, 0);\n\t\tWREG32(base_reg + 0xE64, 0);\n\t\tWREG32(base_reg + 0xE8C, 0);\n\n\t\trc = goya_coresight_timeout(hdev, base_reg + 0xE80, 23, false);\n\t\tif (rc) {\n\t\t\tdev_err(hdev->dev,\n\t\t\t\t\"Failed to disable STM on timeout, error %d\\n\",\n\t\t\t\trc);\n\t\t\treturn rc;\n\t\t}\n\n\t\tWREG32(base_reg + 0xE80, 4);\n\t}\n\n\treturn 0;\n}\n\nstatic int goya_config_etf(struct hl_device *hdev,\n\t\tstruct hl_debug_params *params)\n{\n\tstruct hl_debug_params_etf *input;\n\tu64 base_reg;\n\tu32 val;\n\tint rc;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_etf_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in ETF\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_etf_regs[params->reg_idx] - CFG_BASE;\n\n\tWREG32(base_reg + 0xFB0, CORESIGHT_UNLOCK);\n\n\tval = RREG32(base_reg + 0x304);\n\tval |= 0x1000;\n\tWREG32(base_reg + 0x304, val);\n\tval |= 0x40;\n\tWREG32(base_reg + 0x304, val);\n\n\trc = goya_coresight_timeout(hdev, base_reg + 0x304, 6, false);\n\tif (rc) {\n\t\tdev_err(hdev->dev,\n\t\t\t\"Failed to %s ETF on timeout, error %d\\n\",\n\t\t\t\tparams->enable ? \"enable\" : \"disable\", rc);\n\t\treturn rc;\n\t}\n\n\trc = goya_coresight_timeout(hdev, base_reg + 0xC, 2, true);\n\tif (rc) {\n\t\tdev_err(hdev->dev,\n\t\t\t\"Failed to %s ETF on timeout, error %d\\n\",\n\t\t\t\tparams->enable ? \"enable\" : \"disable\", rc);\n\t\treturn rc;\n\t}\n\n\tWREG32(base_reg + 0x20, 0);\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tWREG32(base_reg + 0x34, 0x3FFC);\n\t\tWREG32(base_reg + 0x28, input->sink_mode);\n\t\tWREG32(base_reg + 0x304, 0x4001);\n\t\tWREG32(base_reg + 0x308, 0xA);\n\t\tWREG32(base_reg + 0x20, 1);\n\t} else {\n\t\tWREG32(base_reg + 0x34, 0);\n\t\tWREG32(base_reg + 0x28, 0);\n\t\tWREG32(base_reg + 0x304, 0);\n\t}\n\n\treturn 0;\n}\n\nstatic int goya_etr_validate_address(struct hl_device *hdev, u64 addr,\n\t\tu64 size)\n{\n\tstruct asic_fixed_properties *prop = &hdev->asic_prop;\n\tu64 range_start, range_end;\n\n\tif (addr > (addr + size)) {\n\t\tdev_err(hdev->dev,\n\t\t\t\"ETR buffer size %llu overflow\\n\", size);\n\t\treturn false;\n\t}\n\n\trange_start = prop->dmmu.start_addr;\n\trange_end = prop->dmmu.end_addr;\n\n\treturn hl_mem_area_inside_range(addr, size, range_start, range_end);\n}\n\nstatic int goya_config_etr(struct hl_device *hdev,\n\t\tstruct hl_debug_params *params)\n{\n\tstruct hl_debug_params_etr *input;\n\tu32 val;\n\tint rc;\n\n\tWREG32(mmPSOC_ETR_LAR, CORESIGHT_UNLOCK);\n\n\tval = RREG32(mmPSOC_ETR_FFCR);\n\tval |= 0x1000;\n\tWREG32(mmPSOC_ETR_FFCR, val);\n\tval |= 0x40;\n\tWREG32(mmPSOC_ETR_FFCR, val);\n\n\trc = goya_coresight_timeout(hdev, mmPSOC_ETR_FFCR, 6, false);\n\tif (rc) {\n\t\tdev_err(hdev->dev, \"Failed to %s ETR on timeout, error %d\\n\",\n\t\t\t\tparams->enable ? \"enable\" : \"disable\", rc);\n\t\treturn rc;\n\t}\n\n\trc = goya_coresight_timeout(hdev, mmPSOC_ETR_STS, 2, true);\n\tif (rc) {\n\t\tdev_err(hdev->dev, \"Failed to %s ETR on timeout, error %d\\n\",\n\t\t\t\tparams->enable ? \"enable\" : \"disable\", rc);\n\t\treturn rc;\n\t}\n\n\tWREG32(mmPSOC_ETR_CTL, 0);\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tif (input->buffer_size == 0) {\n\t\t\tdev_err(hdev->dev,\n\t\t\t\t\"ETR buffer size should be bigger than 0\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tif (!goya_etr_validate_address(hdev,\n\t\t\t\tinput->buffer_address, input->buffer_size)) {\n\t\t\tdev_err(hdev->dev, \"buffer address is not valid\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tWREG32(mmPSOC_ETR_BUFWM, 0x3FFC);\n\t\tWREG32(mmPSOC_ETR_RSZ, input->buffer_size);\n\t\tWREG32(mmPSOC_ETR_MODE, input->sink_mode);\n\t\tif (!hdev->asic_prop.fw_security_enabled) {\n\t\t\t \n\t\t\tval = FIELD_PREP(PSOC_ETR_AXICTL_PROTCTRLBIT0_MASK, 0);\n\t\t\t \n\t\t\tval |= FIELD_PREP(PSOC_ETR_AXICTL_PROTCTRLBIT1_MASK, 1);\n\t\t\t \n\t\t\tval |= FIELD_PREP(PSOC_ETR_AXICTL_WRBURSTLEN_MASK, 7);\n\t\t\tWREG32(mmPSOC_ETR_AXICTL, val);\n\t\t}\n\t\tWREG32(mmPSOC_ETR_DBALO,\n\t\t\t\tlower_32_bits(input->buffer_address));\n\t\tWREG32(mmPSOC_ETR_DBAHI,\n\t\t\t\tupper_32_bits(input->buffer_address));\n\t\tWREG32(mmPSOC_ETR_FFCR, 3);\n\t\tWREG32(mmPSOC_ETR_PSCR, 0xA);\n\t\tWREG32(mmPSOC_ETR_CTL, 1);\n\t} else {\n\t\tWREG32(mmPSOC_ETR_BUFWM, 0);\n\t\tWREG32(mmPSOC_ETR_RSZ, 0x400);\n\t\tWREG32(mmPSOC_ETR_DBALO, 0);\n\t\tWREG32(mmPSOC_ETR_DBAHI, 0);\n\t\tWREG32(mmPSOC_ETR_PSCR, 0);\n\t\tWREG32(mmPSOC_ETR_MODE, 0);\n\t\tWREG32(mmPSOC_ETR_FFCR, 0);\n\n\t\tif (params->output_size >= sizeof(u64)) {\n\t\t\tu32 rwp, rwphi;\n\n\t\t\t \n\t\t\trwp = RREG32(mmPSOC_ETR_RWP);\n\t\t\trwphi = RREG32(mmPSOC_ETR_RWPHI) & 0xff;\n\t\t\t*(u64 *) params->output = ((u64) rwphi << 32) | rwp;\n\t\t}\n\t}\n\n\treturn 0;\n}\n\nstatic int goya_config_funnel(struct hl_device *hdev,\n\t\tstruct hl_debug_params *params)\n{\n\tu64 base_reg;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_funnel_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in FUNNEL\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_funnel_regs[params->reg_idx] - CFG_BASE;\n\n\tWREG32(base_reg + 0xFB0, CORESIGHT_UNLOCK);\n\n\tWREG32(base_reg, params->enable ? 0x33F : 0);\n\n\treturn 0;\n}\n\nstatic int goya_config_bmon(struct hl_device *hdev,\n\t\tstruct hl_debug_params *params)\n{\n\tstruct hl_debug_params_bmon *input;\n\tu64 base_reg;\n\tu32 pcie_base = 0;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_bmon_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in BMON\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_bmon_regs[params->reg_idx] - CFG_BASE;\n\n\tWREG32(base_reg + 0x104, 1);\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tWREG32(base_reg + 0x200, lower_32_bits(input->start_addr0));\n\t\tWREG32(base_reg + 0x204, upper_32_bits(input->start_addr0));\n\t\tWREG32(base_reg + 0x208, lower_32_bits(input->addr_mask0));\n\t\tWREG32(base_reg + 0x20C, upper_32_bits(input->addr_mask0));\n\t\tWREG32(base_reg + 0x240, lower_32_bits(input->start_addr1));\n\t\tWREG32(base_reg + 0x244, upper_32_bits(input->start_addr1));\n\t\tWREG32(base_reg + 0x248, lower_32_bits(input->addr_mask1));\n\t\tWREG32(base_reg + 0x24C, upper_32_bits(input->addr_mask1));\n\t\tWREG32(base_reg + 0x224, 0);\n\t\tWREG32(base_reg + 0x234, 0);\n\t\tWREG32(base_reg + 0x30C, input->bw_win);\n\t\tWREG32(base_reg + 0x308, input->win_capture);\n\n\t\t \n\t\tif (params->reg_idx != GOYA_BMON_PCIE_MSTR_RD &&\n\t\t\t\tparams->reg_idx != GOYA_BMON_PCIE_MSTR_WR &&\n\t\t\t\tparams->reg_idx != GOYA_BMON_PCIE_SLV_RD &&\n\t\t\t\tparams->reg_idx != GOYA_BMON_PCIE_SLV_WR)\n\t\t\tpcie_base = 0xA000000;\n\n\t\tWREG32(base_reg + 0x700, pcie_base | 0xB00 | (input->id << 12));\n\t\tWREG32(base_reg + 0x708, pcie_base | 0xA00 | (input->id << 12));\n\t\tWREG32(base_reg + 0x70C, pcie_base | 0xC00 | (input->id << 12));\n\n\t\tWREG32(base_reg + 0x100, 0x11);\n\t\tWREG32(base_reg + 0x304, 0x1);\n\t} else {\n\t\tWREG32(base_reg + 0x200, 0);\n\t\tWREG32(base_reg + 0x204, 0);\n\t\tWREG32(base_reg + 0x208, 0xFFFFFFFF);\n\t\tWREG32(base_reg + 0x20C, 0xFFFFFFFF);\n\t\tWREG32(base_reg + 0x240, 0);\n\t\tWREG32(base_reg + 0x244, 0);\n\t\tWREG32(base_reg + 0x248, 0xFFFFFFFF);\n\t\tWREG32(base_reg + 0x24C, 0xFFFFFFFF);\n\t\tWREG32(base_reg + 0x224, 0xFFFFFFFF);\n\t\tWREG32(base_reg + 0x234, 0x1070F);\n\t\tWREG32(base_reg + 0x30C, 0);\n\t\tWREG32(base_reg + 0x308, 0xFFFF);\n\t\tWREG32(base_reg + 0x700, 0xA000B00);\n\t\tWREG32(base_reg + 0x708, 0xA000A00);\n\t\tWREG32(base_reg + 0x70C, 0xA000C00);\n\t\tWREG32(base_reg + 0x100, 1);\n\t\tWREG32(base_reg + 0x304, 0);\n\t\tWREG32(base_reg + 0x104, 0);\n\t}\n\n\treturn 0;\n}\n\nstatic int goya_config_spmu(struct hl_device *hdev,\n\t\tstruct hl_debug_params *params)\n{\n\tu64 base_reg;\n\tstruct hl_debug_params_spmu *input = params->input;\n\tu64 *output;\n\tu32 output_arr_len;\n\tu32 events_num;\n\tu32 overflow_idx;\n\tu32 cycle_cnt_idx;\n\tint i;\n\n\tif (params->reg_idx >= ARRAY_SIZE(debug_spmu_regs)) {\n\t\tdev_err(hdev->dev, \"Invalid register index in SPMU\\n\");\n\t\treturn -EINVAL;\n\t}\n\n\tbase_reg = debug_spmu_regs[params->reg_idx] - CFG_BASE;\n\n\tif (params->enable) {\n\t\tinput = params->input;\n\n\t\tif (!input)\n\t\t\treturn -EINVAL;\n\n\t\tif (input->event_types_num < 3) {\n\t\t\tdev_err(hdev->dev,\n\t\t\t\t\"not enough event types values for SPMU enable\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tif (input->event_types_num > SPMU_MAX_COUNTERS) {\n\t\t\tdev_err(hdev->dev,\n\t\t\t\t\"too many event types values for SPMU enable\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tWREG32(base_reg + 0xE04, 0x41013046);\n\t\tWREG32(base_reg + 0xE04, 0x41013040);\n\n\t\tfor (i = 0 ; i < input->event_types_num ; i++)\n\t\t\tWREG32(base_reg + SPMU_EVENT_TYPES_OFFSET + i * 4,\n\t\t\t\tinput->event_types[i]);\n\n\t\tWREG32(base_reg + 0xE04, 0x41013041);\n\t\tWREG32(base_reg + 0xC00, 0x8000003F);\n\t} else {\n\t\toutput = params->output;\n\t\toutput_arr_len = params->output_size / 8;\n\t\tevents_num = output_arr_len - 2;\n\t\toverflow_idx = output_arr_len - 2;\n\t\tcycle_cnt_idx = output_arr_len - 1;\n\n\t\tif (!output)\n\t\t\treturn -EINVAL;\n\n\t\tif (output_arr_len < 3) {\n\t\t\tdev_err(hdev->dev,\n\t\t\t\t\"not enough values for SPMU disable\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tif (events_num > SPMU_MAX_COUNTERS) {\n\t\t\tdev_err(hdev->dev,\n\t\t\t\t\"too many events values for SPMU disable\\n\");\n\t\t\treturn -EINVAL;\n\t\t}\n\n\t\tWREG32(base_reg + 0xE04, 0x41013040);\n\n\t\tfor (i = 0 ; i < events_num ; i++)\n\t\t\toutput[i] = RREG32(base_reg + i * 8);\n\n\t\toutput[overflow_idx] = RREG32(base_reg + 0xCC0);\n\n\t\toutput[cycle_cnt_idx] = RREG32(base_reg + 0xFC);\n\t\toutput[cycle_cnt_idx] <<= 32;\n\t\toutput[cycle_cnt_idx] |= RREG32(base_reg + 0xF8);\n\n\t\tWREG32(base_reg + 0xCC0, 0);\n\t}\n\n\treturn 0;\n}\n\nint goya_debug_coresight(struct hl_device *hdev, struct hl_ctx *ctx, void *data)\n{\n\tstruct hl_debug_params *params = data;\n\tint rc = 0;\n\n\tswitch (params->op) {\n\tcase HL_DEBUG_OP_STM:\n\t\trc = goya_config_stm(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_ETF:\n\t\trc = goya_config_etf(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_ETR:\n\t\trc = goya_config_etr(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_FUNNEL:\n\t\trc = goya_config_funnel(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_BMON:\n\t\trc = goya_config_bmon(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_SPMU:\n\t\trc = goya_config_spmu(hdev, params);\n\t\tbreak;\n\tcase HL_DEBUG_OP_TIMESTAMP:\n\t\t \n\t\tbreak;\n\n\tdefault:\n\t\tdev_err(hdev->dev, \"Unknown coresight id %d\\n\", params->op);\n\t\treturn -EINVAL;\n\t}\n\n\t \n\tRREG32(mmPCIE_DBI_DEVICE_ID_VENDOR_ID_REG);\n\n\treturn rc;\n}\n\nvoid goya_halt_coresight(struct hl_device *hdev, struct hl_ctx *ctx)\n{\n\tstruct hl_debug_params params = {};\n\tint i, rc;\n\n\tfor (i = GOYA_ETF_FIRST ; i <= GOYA_ETF_LAST ; i++) {\n\t\tparams.reg_idx = i;\n\t\trc = goya_config_etf(hdev, &params);\n\t\tif (rc)\n\t\t\tdev_err(hdev->dev, \"halt ETF failed, %d/%d\\n\", rc, i);\n\t}\n\n\trc = goya_config_etr(hdev, &params);\n\tif (rc)\n\t\tdev_err(hdev->dev, \"halt ETR failed, %d\\n\", rc);\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}