Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: fullTop.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "fullTop.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "fullTop"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : fullTop
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\synchronizer.v" into library work
Parsing module <synchronizer>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\PBL.v" into library work
Parsing module <PBL>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\OPP.v" into library work
Parsing module <OPP>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\MC.v" into library work
Parsing module <MC>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\LFSR.v" into library work
Parsing module <LFSR>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\Div256.v" into library work
Parsing module <Div256>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\top_lab7.v" into library work
Parsing module <topClrLed>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\topClr&leds.v" into library work
Parsing module <topPblPbr>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\scorer_template.v" into library work
Parsing module <scorer>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\LEDMux.v" into library work
Parsing module <LEDMux>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\clk_div.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\fullTop.v" into library work
Parsing module <fullTop>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <fullTop>.

Elaborating module <clk_div>.

Elaborating module <topPblPbr>.

Elaborating module <PBL>.

Elaborating module <synchronizer>.

Elaborating module <OPP>.

Elaborating module <topClrLed>.

Elaborating module <Div256>.

Elaborating module <LFSR>.

Elaborating module <MC>.

Elaborating module <scorer>.
"C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\scorer_template.v" Line 52. $display Reset called
WARNING:HDLCompiler:91 - "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\scorer_template.v" Line 57: Signal <tie> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <LEDMux>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <fullTop>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\fullTop.v".
    Summary:
	no macro.
Unit <fullTop> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\clk_div.v".
        sys_clk = 100000000
        clk_out = 500
        max = 100000
    Found 23-bit register for signal <counter>.
    Found 1-bit register for signal <clk>.
    Found 23-bit adder for signal <counter[22]_GND_2_o_add_1_OUT> created at line 48.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clk_div> synthesized.

Synthesizing Unit <topPblPbr>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\topClr&leds.v".
    Summary:
	no macro.
Unit <topPblPbr> synthesized.

Synthesizing Unit <PBL>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\PBL.v".
    Summary:
	no macro.
Unit <PBL> synthesized.

Synthesizing Unit <synchronizer>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\synchronizer.v".
    Found 1-bit register for signal <sypush>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <synchronizer> synthesized.

Synthesizing Unit <OPP>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\OPP.v".
    Found 1-bit register for signal <twoClock>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <OPP> synthesized.

Synthesizing Unit <topClrLed>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\top_lab7.v".
    Summary:
	no macro.
Unit <topClrLed> synthesized.

Synthesizing Unit <Div256>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\Div256.v".
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_8_o_add_3_OUT> created at line 30.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <Div256> synthesized.

Synthesizing Unit <LFSR>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\LFSR.v".
    Found 10-bit register for signal <lfsr>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <LFSR> synthesized.

Synthesizing Unit <MC>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\MC.v".
        RESET = 0
        Wait_a = 1
        Wait_b = 2
        Dark = 3
        Play = 4
        Gloat_a = 5
        Gloat_b = 6
    Found 3-bit register for signal <state>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <MC> synthesized.

Synthesizing Unit <scorer>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\scorer_template.v".
    Found 4-bit register for signal <state>.
INFO:Xst:1799 - State 0000 is never reached in FSM <state>.
    Found finite state machine <FSM_1> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 41                                             |
    | Inputs             | 4                                              |
    | Outputs            | 7                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | asynchronous                                   |
    | Reset State        | 1010                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 Finite State Machine(s).
Unit <scorer> synthesized.

Synthesizing Unit <LEDMux>.
    Related source file is "C:\Users\alokdeshpande\Documents\TugOfWar-master\TugOfWar-master\TugOfWarGame\LEDMux.v".
WARNING:Xst:647 - Input <led_control<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	inferred   1 Multiplexer(s).
Unit <LEDMux> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 23-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 6
 1-bit register                                        : 3
 10-bit register                                       : 1
 23-bit register                                       : 1
 8-bit register                                        : 1
# Multiplexers                                         : 2
 23-bit 2-to-1 multiplexer                             : 1
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Div256>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <Div256> synthesized (advanced).

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <clk_div> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 23-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 13
 Flip-Flops                                            : 13
# Multiplexers                                         : 1
 7-bit 2-to-1 multiplexer                              : 1
# FSMs                                                 : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <state[1:4]> with gray encoding.
-------------------
 State | Encoding
-------------------
 1010  | 0000
 0101  | 0001
 0000  | unreached
 0001  | 0011
 0011  | 0010
 0100  | 0110
 0010  | 0111
 0110  | 0101
 0111  | 0100
 1000  | 1100
 1001  | 1101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 011
 011   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------

Optimizing unit <fullTop> ...

Optimizing unit <LFSR> ...
WARNING:Xst:1293 - FF/Latch <createCLKdivide/counter_17> has a constant value of 0 in block <fullTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <createCLKdivide/counter_18> has a constant value of 0 in block <fullTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <createCLKdivide/counter_19> has a constant value of 0 in block <fullTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <createCLKdivide/counter_20> has a constant value of 0 in block <fullTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <createCLKdivide/counter_21> has a constant value of 0 in block <fullTop>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <createCLKdivide/counter_22> has a constant value of 0 in block <fullTop>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block fullTop, actual ratio is 0.

Final Macro Processing ...

Processing Unit <fullTop> :
	Found 6-bit shift register for signal <clrLedInst/topLFSR/lfsr_3>.
Unit <fullTop> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 39
 Flip-Flops                                            : 39
# Shift Registers                                      : 1
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : fullTop.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 131
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 23
#      LUT2                        : 6
#      LUT3                        : 7
#      LUT4                        : 20
#      LUT5                        : 6
#      LUT6                        : 17
#      MUXCY                       : 23
#      VCC                         : 1
#      XORCY                       : 25
# FlipFlops/Latches                : 46
#      FD                          : 5
#      FDC                         : 29
#      FDCE                        : 6
#      FDE                         : 1
#      FDP                         : 1
#      FDR                         : 4
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      IBUF                        : 3
#      OBUF                        : 7

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              46  out of  126800     0%  
 Number of Slice LUTs:                   82  out of  63400     0%  
    Number used as Logic:                81  out of  63400     0%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     88
   Number with an unused Flip Flop:      42  out of     88    47%  
   Number with an unused LUT:             6  out of     88     6%  
   Number of fully used LUT-FF pairs:    40  out of     88    45%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    210     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
createCLKdivide/clk                | BUFG                   | 29    |
CLK_I                              | BUFGP                  | 18    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.433ns (Maximum Frequency: 411.083MHz)
   Minimum input arrival time before clock: 1.829ns
   Maximum output required time after clock: 2.107ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'createCLKdivide/clk'
  Clock period: 2.433ns (frequency: 411.083MHz)
  Total number of paths / destination ports: 234 / 31
-------------------------------------------------------------------------
Delay:               2.433ns (Levels of Logic = 3)
  Source:            clrLedInst/topDiv256/count_3 (FF)
  Destination:       clrLedInst/topDiv256/count_4 (FF)
  Source Clock:      createCLKdivide/clk rising
  Destination Clock: createCLKdivide/clk rising

  Data Path: clrLedInst/topDiv256/count_3 to clrLedInst/topDiv256/count_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.515  clrLedInst/topDiv256/count_3 (clrLedInst/topDiv256/count_3)
     LUT3:I0->O            1   0.097   0.295  clrLedInst/topDiv256/slowen<7>_SW0 (N4)
     LUT6:I5->O            8   0.097   0.327  clrLedInst/topDiv256/slowen<7> (clrLedInst/slowen)
     LUT2:I1->O            4   0.097   0.293  clrLedInst/topDiv256/Mcount_count_val1 (clrLedInst/topDiv256/Mcount_count_val)
     FDR:R                     0.349          clrLedInst/topDiv256/count_7
    ----------------------------------------
    Total                      2.433ns (1.001ns logic, 1.432ns route)
                                       (41.1% logic, 58.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_I'
  Clock period: 2.226ns (frequency: 449.277MHz)
  Total number of paths / destination ports: 460 / 18
-------------------------------------------------------------------------
Delay:               2.226ns (Levels of Logic = 19)
  Source:            createCLKdivide/counter_0 (FF)
  Destination:       createCLKdivide/counter_16 (FF)
  Source Clock:      CLK_I rising
  Destination Clock: CLK_I rising

  Data Path: createCLKdivide/counter_0 to createCLKdivide/counter_16
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.361   0.283  createCLKdivide/counter_0 (createCLKdivide/counter_0)
     INV:I->O              1   0.113   0.000  createCLKdivide/Mcount_counter_lut<0>_INV_0 (createCLKdivide/Mcount_counter_lut<0>)
     MUXCY:S->O            1   0.353   0.000  createCLKdivide/Mcount_counter_cy<0> (createCLKdivide/Mcount_counter_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<1> (createCLKdivide/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<2> (createCLKdivide/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<3> (createCLKdivide/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<4> (createCLKdivide/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<5> (createCLKdivide/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<6> (createCLKdivide/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<7> (createCLKdivide/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<8> (createCLKdivide/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<9> (createCLKdivide/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<10> (createCLKdivide/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<11> (createCLKdivide/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<12> (createCLKdivide/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<13> (createCLKdivide/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  createCLKdivide/Mcount_counter_cy<14> (createCLKdivide/Mcount_counter_cy<14>)
     MUXCY:CI->O           0   0.023   0.000  createCLKdivide/Mcount_counter_cy<15> (createCLKdivide/Mcount_counter_cy<15>)
     XORCY:CI->O           1   0.370   0.295  createCLKdivide/Mcount_counter_xor<16> (Result<16>)
     LUT4:I3->O            1   0.097   0.000  createCLKdivide/Mcount_counter_eqn_161 (createCLKdivide/Mcount_counter_eqn_16)
     FDC:D                     0.008          createCLKdivide/counter_16
    ----------------------------------------
    Total                      2.226ns (1.647ns logic, 0.579ns route)
                                       (74.0% logic, 26.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'createCLKdivide/clk'
  Total number of paths / destination ports: 55 / 32
-------------------------------------------------------------------------
Offset:              1.829ns (Levels of Logic = 4)
  Source:            pbl (PAD)
  Destination:       scoreInst/state_FSM_FFd4 (FF)
  Destination Clock: createCLKdivide/clk rising

  Data Path: pbl to scoreInst/state_FSM_FFd4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.001   0.703  pbl_IBUF (pbl_IBUF)
     LUT6:I0->O            5   0.097   0.530  PblPbrInst/A/tie1 (tie)
     LUT6:I3->O            1   0.097   0.295  scoreInst/state_FSM_FFd4-In1 (scoreInst/state_FSM_FFd4-In1)
     LUT6:I5->O            1   0.097   0.000  scoreInst/state_FSM_FFd4-In4 (scoreInst/state_FSM_FFd4-In)
     FDC:D                     0.008          scoreInst/state_FSM_FFd4
    ----------------------------------------
    Total                      1.829ns (0.300ns logic, 1.529ns route)
                                       (16.4% logic, 83.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_I'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              0.738ns (Levels of Logic = 1)
  Source:            rst (PAD)
  Destination:       createCLKdivide/counter_0 (FF)
  Destination Clock: CLK_I rising

  Data Path: rst to createCLKdivide/counter_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            44   0.001   0.388  rst_IBUF (rst_IBUF)
     FDC:CLR                   0.349          createCLKdivide/counter_0
    ----------------------------------------
    Total                      0.738ns (0.350ns logic, 0.388ns route)
                                       (47.4% logic, 52.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'createCLKdivide/clk'
  Total number of paths / destination ports: 45 / 7
-------------------------------------------------------------------------
Offset:              2.107ns (Levels of Logic = 3)
  Source:            clrLedInst/topMC/state_FSM_FFd3 (FF)
  Destination:       leds_out<6> (PAD)
  Source Clock:      createCLKdivide/clk rising

  Data Path: clrLedInst/topMC/state_FSM_FFd3 to leds_out<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.361   0.558  clrLedInst/topMC/state_FSM_FFd3 (clrLedInst/topMC/state_FSM_FFd3)
     LUT3:I0->O            8   0.097   0.715  clrLedInst/topMC/state_GND_11_o_GND_11_o_equal_15_o1 (clrLedInst/topMC/GND_11_o_GND_11_o_equal_15_o)
     LUT5:I0->O            1   0.097   0.279  A/Mmux_leds_out51 (leds_out_4_OBUF)
     OBUF:I->O                 0.000          leds_out_4_OBUF (leds_out<4>)
    ----------------------------------------
    Total                      2.107ns (0.555ns logic, 1.552ns route)
                                       (26.3% logic, 73.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    2.226|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock createCLKdivide/clk
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
createCLKdivide/clk|    2.433|         |         |         |
-------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.63 secs
 
--> 

Total memory usage is 368604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :    1 (   0 filtered)

