// Seed: 1628259424
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
endmodule
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  module_0(
      id_1, id_1
  );
  reg  id_3;
  tri1 id_4;
  assign id_4 = 1 | 1;
  assign id_4 = 1 >= 1 ? module_1 : !id_4;
  always @(id_4 == 1 or negedge 1) begin
    id_3 = 1 == 1;
  end
  always @(*) begin
    if (1) id_3 <= id_1 == id_1 - 1;
  end
endmodule
