
;; Function flush_cache_mm (flush_cache_mm)[0:1226]


;; Generating RTL for gimple basic block 2


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/flush.c:56 (set (reg/v/f:SI 133 [ mm ])
        (reg:SI 0 r0 [ mm ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 10 3 [bb 3] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [100.0%]  (fallthru)
(note 10 5 7 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 7 10 8 4 arch/arm/mm/flush.c:69 (set (pc)
        (label_ref 9)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 8 7 6)

;; Start of basic block () -> 5
(code_label 6 8 11 5 1 "" [0 uses])

(note 11 6 9 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 9 11 12 6 2 "" [1 uses])

(note 12 9 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function flush_cache_range (flush_cache_range)[0:1227]


;; Generating RTL for gimple basic block 2

;; if (vma->vm_flags & 4 != 0)

(insn 8 7 9 arch/arm/mm/flush.c:86 (set (reg:SI 137)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])) -1 (nil))

(insn 9 8 10 arch/arm/mm/flush.c:86 (set (reg:SI 136)
        (and:SI (reg:SI 137)
            (const_int 4 [0x4]))) -1 (nil))

(insn 10 9 11 arch/arm/mm/flush.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 0 arch/arm/mm/flush.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 3

;; cpu_cache.flush_icache_all (); [tail call]

(insn 13 12 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 138)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 14 13 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 139)
        (mem/s/f/j/c:SI (reg/f:SI 138) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 15 14 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 139) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; Generating RTL for gimple basic block 4

;; 

(code_label 16 15 17 4 "" [0 uses])

(note 17 16 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/mm/flush.c:72 (set (reg/v/f:SI 133 [ vma ])
        (reg:SI 0 r0 [ vma ])) -1 (nil))

(insn 3 2 4 2 arch/arm/mm/flush.c:72 (set (reg/v:SI 134 [ start ])
        (reg:SI 1 r1 [ start ])) -1 (nil))

(insn 4 3 5 2 arch/arm/mm/flush.c:72 (set (reg/v:SI 135 [ end ])
        (reg:SI 2 r2 [ end ])) -1 (nil))

(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 arch/arm/mm/flush.c:86 (set (reg:SI 137)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/flush.c:86 (set (reg:SI 136)
        (and:SI (reg:SI 137)
            (const_int 4 [0x4]))) -1 (nil))

(insn 10 9 11 3 arch/arm/mm/flush.c:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 12 3 arch/arm/mm/flush.c:86 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 16)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 3 -> ( 4 5)

;; Succ edge  4 [39.0%]  (fallthru)
;; Succ edge  5 [61.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [39.0%]  (fallthru)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 138)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 14 13 15 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 139)
        (mem/s/f/j/c:SI (reg/f:SI 138) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 15 14 16 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 139) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 4 3) -> 5
;; Pred edge  4 [100.0%]  (fallthru)
;; Pred edge  3 [61.0%] 
(code_label 16 15 17 5 4 "" [1 uses])

(note 17 16 22 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 22 17 19 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 19 22 20 6 arch/arm/mm/flush.c:88 (set (pc)
        (label_ref 21)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 20 19 18)

;; Start of basic block () -> 7
(code_label 18 20 23 7 3 "" [0 uses])

(note 23 18 21 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 21 23 24 8 5 "" [1 uses])

(note 24 21 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function flush_pfn_alias (flush_pfn_alias)[0:1224]


;; Generating RTL for gimple basic block 2

;; to = (vaddr & 12288) + 4294918144;

(insn 7 6 8 arch/arm/mm/flush.c:30 (set (reg:SI 136)
        (and:SI (reg/v:SI 135 [ vaddr ])
            (const_int 12288 [0x3000]))) -1 (nil))

(insn 8 7 0 arch/arm/mm/flush.c:30 (set (reg/v:SI 133 [ to ])
        (plus:SI (reg:SI 136)
            (const_int -49152 [0xffffffffffff4000]))) -1 (nil))

;; cpu_v7_set_pte_ext ((pte_t *) ((*top_pmd & 4294963200) + 3221225472) + (to >> 12 & 511) * 4, (pgprot_kernel | 512) | pfn << 12, 0);

(insn 9 8 10 arch/arm/mm/flush.c:33 (set (reg/f:SI 138)
        (symbol_ref:SI ("top_pmd") [flags 0xc0] <var_decl 0x113ab5a0 top_pmd>)) -1 (nil))

(insn 10 9 11 arch/arm/mm/flush.c:33 (set (reg/f:SI 137)
        (mem/f/c/i:SI (reg/f:SI 138) [0 top_pmd+0 S4 A32])) -1 (nil))

(insn 11 10 12 arch/arm/mm/flush.c:33 (set (reg:SI 140)
        (mem:SI (reg/f:SI 137) [0 S4 A32])) -1 (nil))

(insn 12 11 13 arch/arm/mm/flush.c:33 (set (reg:SI 141)
        (and:SI (reg:SI 140)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 13 12 14 arch/arm/mm/flush.c:33 (set (reg:SI 139)
        (and:SI (reg:SI 141)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 140)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 14 13 15 arch/arm/mm/flush.c:33 (set (reg:SI 142)
        (plus:SI (reg:SI 139)
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

(insn 15 14 16 arch/arm/mm/flush.c:33 (set (reg:SI 143)
        (lshiftrt:SI (reg/v:SI 133 [ to ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 16 15 17 arch/arm/mm/flush.c:33 (set (reg:SI 145)
        (ashift:SI (reg:SI 143)
            (const_int 23 [0x17]))) -1 (nil))

(insn 17 16 18 arch/arm/mm/flush.c:33 (set (reg:SI 144)
        (lshiftrt:SI (reg:SI 145)
            (const_int 23 [0x17]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 143)
            (const_int 511 [0x1ff]))
        (nil)))

(insn 18 17 19 arch/arm/mm/flush.c:33 (set (reg:SI 146)
        (ashift:SI (reg:SI 144)
            (const_int 2 [0x2]))) -1 (nil))

(insn 19 18 20 arch/arm/mm/flush.c:33 (set (reg:SI 147)
        (plus:SI (reg:SI 142)
            (reg:SI 146))) -1 (nil))

(insn 20 19 21 arch/arm/mm/flush.c:33 (set (reg/f:SI 148)
        (symbol_ref:SI ("pgprot_kernel") [flags 0xc0] <var_decl 0x10e730c0 pgprot_kernel>)) -1 (nil))

(insn 21 20 22 arch/arm/mm/flush.c:33 (set (reg:SI 150)
        (mem/c/i:SI (reg/f:SI 148) [0 pgprot_kernel+0 S4 A32])) -1 (nil))

(insn 22 21 23 arch/arm/mm/flush.c:33 (set (reg:SI 149)
        (ior:SI (reg:SI 150)
            (const_int 512 [0x200]))) -1 (nil))

(insn 23 22 24 arch/arm/mm/flush.c:33 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 134 [ pfn ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 24 23 25 arch/arm/mm/flush.c:33 (set (reg:SI 152)
        (ior:SI (reg:SI 149)
            (reg:SI 151))) -1 (nil))

(insn 25 24 26 arch/arm/mm/flush.c:33 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 26 25 27 arch/arm/mm/flush.c:33 (set (reg:SI 1 r1)
        (reg:SI 152)) -1 (nil))

(insn 27 26 28 arch/arm/mm/flush.c:33 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 28 27 0 arch/arm/mm/flush.c:33 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_v7_set_pte_ext") [flags 0x41] <function_decl 0x10e63d00 cpu_v7_set_pte_ext>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; flush_tlb_kernel_page (to);

(insn 29 28 30 arch/arm/mm/flush.c:34 (set (reg:SI 0 r0)
        (reg/v:SI 133 [ to ])) -1 (nil))

(call_insn 30 29 0 arch/arm/mm/flush.c:34 (parallel [
            (call (mem:SI (symbol_ref:SI ("flush_tlb_kernel_page") [flags 0x41] <function_decl 0x113b4100 flush_tlb_kernel_page>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; __asm__ __volatile__("mcrr	p15, 0, %1, %0, c14
	mcr	p15, 0, %2, c7, c10, 4" : "r" to, "r" to + 4064, "r" 0 : "r" to + 4064, "r" 0 : "r" 0 : "cc");

(insn 31 30 32 arch/arm/mm/flush.c:36 (set (reg:SI 153)
        (plus:SI (reg/v:SI 133 [ to ])
            (const_int 4064 [0xfe0]))) -1 (nil))

(insn 32 31 33 arch/arm/mm/flush.c:36 (set (reg:SI 154)
        (const_int 0 [0x0])) -1 (nil))

(insn 33 32 0 arch/arm/mm/flush.c:36 (parallel [
            (asm_operands/v ("mcrr	p15, 0, %1, %0, c14
	mcr	p15, 0, %2, c7, c10, 4") ("") 0 [
                    (reg/v:SI 133 [ to ])
                    (reg:SI 153)
                    (reg:SI 154)
                ]
                 [
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("r") 0)
                ] 7719917)
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/mm/flush.c:29 (set (reg/v:SI 134 [ pfn ])
        (reg:SI 0 r0 [ pfn ])) -1 (nil))

(insn 3 2 4 2 arch/arm/mm/flush.c:29 (set (reg/v:SI 135 [ vaddr ])
        (reg:SI 1 r1 [ vaddr ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 arch/arm/mm/flush.c:30 (set (reg:SI 136)
        (and:SI (reg/v:SI 135 [ vaddr ])
            (const_int 12288 [0x3000]))) -1 (nil))

(insn 8 7 9 3 arch/arm/mm/flush.c:30 (set (reg/v:SI 133 [ to ])
        (plus:SI (reg:SI 136)
            (const_int -49152 [0xffffffffffff4000]))) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/flush.c:33 (set (reg/f:SI 138)
        (symbol_ref:SI ("top_pmd") [flags 0xc0] <var_decl 0x113ab5a0 top_pmd>)) -1 (nil))

(insn 10 9 11 3 arch/arm/mm/flush.c:33 (set (reg/f:SI 137)
        (mem/f/c/i:SI (reg/f:SI 138) [0 top_pmd+0 S4 A32])) -1 (nil))

(insn 11 10 12 3 arch/arm/mm/flush.c:33 (set (reg:SI 140)
        (mem:SI (reg/f:SI 137) [0 S4 A32])) -1 (nil))

(insn 12 11 13 3 arch/arm/mm/flush.c:33 (set (reg:SI 141)
        (and:SI (reg:SI 140)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 13 12 14 3 arch/arm/mm/flush.c:33 (set (reg:SI 139)
        (and:SI (reg:SI 141)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 140)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 14 13 15 3 arch/arm/mm/flush.c:33 (set (reg:SI 142)
        (plus:SI (reg:SI 139)
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

(insn 15 14 16 3 arch/arm/mm/flush.c:33 (set (reg:SI 143)
        (lshiftrt:SI (reg/v:SI 133 [ to ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 16 15 17 3 arch/arm/mm/flush.c:33 (set (reg:SI 145)
        (ashift:SI (reg:SI 143)
            (const_int 23 [0x17]))) -1 (nil))

(insn 17 16 18 3 arch/arm/mm/flush.c:33 (set (reg:SI 144)
        (lshiftrt:SI (reg:SI 145)
            (const_int 23 [0x17]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 143)
            (const_int 511 [0x1ff]))
        (nil)))

(insn 18 17 19 3 arch/arm/mm/flush.c:33 (set (reg:SI 146)
        (ashift:SI (reg:SI 144)
            (const_int 2 [0x2]))) -1 (nil))

(insn 19 18 20 3 arch/arm/mm/flush.c:33 (set (reg:SI 147)
        (plus:SI (reg:SI 142)
            (reg:SI 146))) -1 (nil))

(insn 20 19 21 3 arch/arm/mm/flush.c:33 (set (reg/f:SI 148)
        (symbol_ref:SI ("pgprot_kernel") [flags 0xc0] <var_decl 0x10e730c0 pgprot_kernel>)) -1 (nil))

(insn 21 20 22 3 arch/arm/mm/flush.c:33 (set (reg:SI 150)
        (mem/c/i:SI (reg/f:SI 148) [0 pgprot_kernel+0 S4 A32])) -1 (nil))

(insn 22 21 23 3 arch/arm/mm/flush.c:33 (set (reg:SI 149)
        (ior:SI (reg:SI 150)
            (const_int 512 [0x200]))) -1 (nil))

(insn 23 22 24 3 arch/arm/mm/flush.c:33 (set (reg:SI 151)
        (ashift:SI (reg/v:SI 134 [ pfn ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 24 23 25 3 arch/arm/mm/flush.c:33 (set (reg:SI 152)
        (ior:SI (reg:SI 149)
            (reg:SI 151))) -1 (nil))

(insn 25 24 26 3 arch/arm/mm/flush.c:33 (set (reg:SI 0 r0)
        (reg:SI 147)) -1 (nil))

(insn 26 25 27 3 arch/arm/mm/flush.c:33 (set (reg:SI 1 r1)
        (reg:SI 152)) -1 (nil))

(insn 27 26 28 3 arch/arm/mm/flush.c:33 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 28 27 29 3 arch/arm/mm/flush.c:33 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_v7_set_pte_ext") [flags 0x41] <function_decl 0x10e63d00 cpu_v7_set_pte_ext>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 29 28 30 3 arch/arm/mm/flush.c:34 (set (reg:SI 0 r0)
        (reg/v:SI 133 [ to ])) -1 (nil))

(call_insn 30 29 31 3 arch/arm/mm/flush.c:34 (parallel [
            (call (mem:SI (symbol_ref:SI ("flush_tlb_kernel_page") [flags 0x41] <function_decl 0x113b4100 flush_tlb_kernel_page>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 31 30 32 3 arch/arm/mm/flush.c:36 (set (reg:SI 153)
        (plus:SI (reg/v:SI 133 [ to ])
            (const_int 4064 [0xfe0]))) -1 (nil))

(insn 32 31 33 3 arch/arm/mm/flush.c:36 (set (reg:SI 154)
        (const_int 0 [0x0])) -1 (nil))

(insn 33 32 38 3 arch/arm/mm/flush.c:36 (parallel [
            (asm_operands/v ("mcrr	p15, 0, %1, %0, c14
	mcr	p15, 0, %2, c7, c10, 4") ("") 0 [
                    (reg/v:SI 133 [ to ])
                    (reg:SI 153)
                    (reg:SI 154)
                ]
                 [
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("r") 0)
                    (asm_input:SI ("r") 0)
                ] 7719917)
            (clobber (reg:QI 24 cc))
        ]) -1 (nil))
;; End of basic block 3 -> ( 4)

;; Succ edge  4 [100.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [100.0%]  (fallthru)
(note 38 33 35 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(jump_insn 35 38 36 4 arch/arm/mm/flush.c:41 (set (pc)
        (label_ref 37)) -1 (nil))
;; End of basic block 4 -> ( 6)

;; Succ edge  6 [100.0%] 

(barrier 36 35 34)

;; Start of basic block () -> 5
(code_label 34 36 39 5 9 "" [0 uses])

(note 39 34 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [100.0%] 
;; Pred edge  5 [100.0%]  (fallthru)
(code_label 37 39 40 6 10 "" [1 uses])

(note 40 37 0 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function flush_cache_page (flush_cache_page)[0:1228]


;; Generating RTL for gimple basic block 2

;; if (vma->vm_flags & 4 != 0)

(insn 8 7 9 arch/arm/mm/flush.c:102 (set (reg:SI 137)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])) -1 (nil))

(insn 9 8 10 arch/arm/mm/flush.c:102 (set (reg:SI 136)
        (and:SI (reg:SI 137)
            (const_int 4 [0x4]))) -1 (nil))

(insn 10 9 11 arch/arm/mm/flush.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 0 arch/arm/mm/flush.c:102 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if (cacheid & 8 != 0)

(insn 13 12 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 138)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 14 13 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 140)
        (mem/c/i:SI (reg/f:SI 138) [0 cacheid+0 S4 A32])) -1 (nil))

(insn 15 14 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int 8 [0x8]))) -1 (nil))

(insn 16 15 17 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 17 16 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 4

;; cpu_cache.flush_icache_all (); [tail call]

(insn 19 18 20 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 141)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 20 19 21 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 142)
        (mem/s/f/j/c:SI (reg/f:SI 141) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 21 20 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 142) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; Generating RTL for gimple basic block 5

;; 

(code_label 22 21 23 14 "" [0 uses])

(note 23 22 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/mm/flush.c:91 (set (reg/v/f:SI 133 [ vma ])
        (reg:SI 0 r0 [ vma ])) -1 (nil))

(insn 3 2 4 2 arch/arm/mm/flush.c:91 (set (reg/v:SI 134 [ user_addr ])
        (reg:SI 1 r1 [ user_addr ])) -1 (nil))

(insn 4 3 5 2 arch/arm/mm/flush.c:91 (set (reg/v:SI 135 [ pfn ])
        (reg:SI 2 r2 [ pfn ])) -1 (nil))

(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 arch/arm/mm/flush.c:102 (set (reg:SI 137)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 133 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/flush.c:102 (set (reg:SI 136)
        (and:SI (reg:SI 137)
            (const_int 4 [0x4]))) -1 (nil))

(insn 10 9 11 3 arch/arm/mm/flush.c:102 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 11 10 12 3 arch/arm/mm/flush.c:102 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 3 -> ( 4 6)

;; Succ edge  4 [61.0%]  (fallthru)
;; Succ edge  6 [39.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [61.0%]  (fallthru)
(note 12 11 13 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 13 12 14 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 138)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 14 13 15 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 140)
        (mem/c/i:SI (reg/f:SI 138) [0 cacheid+0 S4 A32])) -1 (nil))

(insn 15 14 16 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int 8 [0x8]))) -1 (nil))

(insn 16 15 17 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 17 16 18 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 22)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [39.0%]  (fallthru)
;; Succ edge  6 [61.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [39.0%]  (fallthru)
(note 18 17 19 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 19 18 20 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 141)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 20 19 21 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 142)
        (mem/s/f/j/c:SI (reg/f:SI 141) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 21 20 22 5 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 142) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5 3 4) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
;; Pred edge  3 [39.0%] 
;; Pred edge  4 [61.0%] 
(code_label 22 21 23 6 14 "" [2 uses])

(note 23 22 28 6 [bb 6] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [100.0%]  (fallthru)
(note 28 23 25 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(jump_insn 25 28 26 7 arch/arm/mm/flush.c:104 (set (pc)
        (label_ref 27)) -1 (nil))
;; End of basic block 7 -> ( 9)

;; Succ edge  9 [100.0%] 

(barrier 26 25 24)

;; Start of basic block () -> 8
(code_label 24 26 29 8 13 "" [0 uses])

(note 29 24 27 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [100.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 27 29 30 9 15 "" [1 uses])

(note 30 27 0 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function __flush_anon_page (__flush_anon_page)[0:1236]


;; Generating RTL for gimple basic block 2

;; if (cacheid & 2 != 0)

(insn 8 7 9 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 138)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 9 8 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 140)
        (mem/c/i:SI (reg/f:SI 138) [0 cacheid+0 S4 A32])) -1 (nil))

(insn 10 9 11 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int 2 [0x2]))) -1 (nil))

(insn 11 10 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 12 11 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 3

;; flush_pfn_alias ((long unsigned int) (((int) page - (int) mem_map) /[ex] 32), vmaddr);

(insn 14 13 15 arch/arm/mm/flush.c:336 (set (reg/f:SI 141)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>)) -1 (nil))

(insn 15 14 16 arch/arm/mm/flush.c:336 (set (reg:SI 143)
        (mem/f/c/i:SI (reg/f:SI 141) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 16 15 17 arch/arm/mm/flush.c:336 (set (reg:SI 142)
        (minus:SI (reg/v/f:SI 136 [ page ])
            (reg:SI 143))) -1 (nil))

(insn 17 16 18 arch/arm/mm/flush.c:336 (set (reg:SI 145)
        (ashiftrt:SI (reg:SI 142)
            (const_int 5 [0x5]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 142)
            (const_int 32 [0x20]))
        (nil)))

(insn 18 17 19 arch/arm/mm/flush.c:336 (set (reg:SI 0 r0)
        (reg:SI 145)) -1 (nil))

(insn 19 18 20 arch/arm/mm/flush.c:336 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ vmaddr ])) -1 (nil))

(call_insn 20 19 0 arch/arm/mm/flush.c:336 (parallel [
            (call (mem:SI (symbol_ref:SI ("flush_pfn_alias") [flags 0x3] <function_decl 0x113b4680 flush_pfn_alias>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; cpu_cache.flush_icache_all ();

(insn 21 20 22 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 146)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 22 21 23 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 147)
        (mem/s/f/j/c:SI (reg/f:SI 146) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 23 22 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 147) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; D.23187 = cpu_cache.flush_kern_dcache_area;

(insn 24 23 25 arch/arm/mm/flush.c:345 (set (reg/f:SI 148)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 25 24 0 arch/arm/mm/flush.c:345 (set (reg/f:SI 134 [ D.23187 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 148)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) -1 (nil))

;; D.23188 = page_address (page);

(insn 26 25 27 arch/arm/mm/flush.c:345 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ page ])) -1 (nil))

(call_insn 27 26 28 arch/arm/mm/flush.c:345 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("page_address") [flags 0x41] <function_decl 0x10f7b880 page_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 28 27 0 arch/arm/mm/flush.c:345 (set (reg/f:SI 133 [ D.23188 ])
        (reg:SI 0 r0)) -1 (nil))

;; D.23187 (D.23188, 4096); [tail call]

(insn 29 28 30 arch/arm/mm/flush.c:345 (set (reg:SI 0 r0)
        (reg/f:SI 133 [ D.23188 ])) -1 (nil))

(insn 30 29 31 arch/arm/mm/flush.c:345 (set (reg:SI 1 r1)
        (const_int 4096 [0x1000])) -1 (nil))

(call_insn 31 30 0 arch/arm/mm/flush.c:345 (parallel [
            (call (mem:SI (reg/f:SI 134 [ D.23187 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 4

;; 

(code_label 32 31 33 19 "" [0 uses])

(note 33 32 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 6 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 6 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 6 3 2 arch/arm/mm/flush.c:318 (set (reg/v/f:SI 135 [ vma ])
        (reg:SI 0 r0 [ vma ])) -1 (nil))

(insn 3 2 4 2 arch/arm/mm/flush.c:318 (set (reg/v/f:SI 136 [ page ])
        (reg:SI 1 r1 [ page ])) -1 (nil))

(insn 4 3 5 2 arch/arm/mm/flush.c:318 (set (reg/v:SI 137 [ vmaddr ])
        (reg:SI 2 r2 [ vmaddr ])) -1 (nil))

(note 5 4 7 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 7 5 8 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 8 7 9 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 138)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 9 8 10 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 140)
        (mem/c/i:SI (reg/f:SI 138) [0 cacheid+0 S4 A32])) -1 (nil))

(insn 10 9 11 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 139)
        (and:SI (reg:SI 140)
            (const_int 2 [0x2]))) -1 (nil))

(insn 11 10 12 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 12 11 13 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 3 -> ( 5 4)

;; Succ edge  5 [39.0%] 
;; Succ edge  4 [61.0%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [61.0%]  (fallthru)
(note 13 12 14 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 14 13 15 4 arch/arm/mm/flush.c:336 (set (reg/f:SI 141)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>)) -1 (nil))

(insn 15 14 16 4 arch/arm/mm/flush.c:336 (set (reg:SI 143)
        (mem/f/c/i:SI (reg/f:SI 141) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 16 15 17 4 arch/arm/mm/flush.c:336 (set (reg:SI 142)
        (minus:SI (reg/v/f:SI 136 [ page ])
            (reg:SI 143))) -1 (nil))

(insn 17 16 18 4 arch/arm/mm/flush.c:336 (set (reg:SI 145)
        (ashiftrt:SI (reg:SI 142)
            (const_int 5 [0x5]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 142)
            (const_int 32 [0x20]))
        (nil)))

(insn 18 17 19 4 arch/arm/mm/flush.c:336 (set (reg:SI 0 r0)
        (reg:SI 145)) -1 (nil))

(insn 19 18 20 4 arch/arm/mm/flush.c:336 (set (reg:SI 1 r1)
        (reg/v:SI 137 [ vmaddr ])) -1 (nil))

(call_insn 20 19 21 4 arch/arm/mm/flush.c:336 (parallel [
            (call (mem:SI (symbol_ref:SI ("flush_pfn_alias") [flags 0x3] <function_decl 0x113b4680 flush_pfn_alias>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 21 20 22 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 146)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 22 21 23 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 147)
        (mem/s/f/j/c:SI (reg/f:SI 146) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 23 22 24 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 147) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

(insn 24 23 25 4 arch/arm/mm/flush.c:345 (set (reg/f:SI 148)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 25 24 26 4 arch/arm/mm/flush.c:345 (set (reg/f:SI 134 [ D.23187 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 148)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) -1 (nil))

(insn 26 25 27 4 arch/arm/mm/flush.c:345 (set (reg:SI 0 r0)
        (reg/v/f:SI 136 [ page ])) -1 (nil))

(call_insn 27 26 28 4 arch/arm/mm/flush.c:345 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("page_address") [flags 0x41] <function_decl 0x10f7b880 page_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 28 27 29 4 arch/arm/mm/flush.c:345 (set (reg/f:SI 133 [ D.23188 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 29 28 30 4 arch/arm/mm/flush.c:345 (set (reg:SI 0 r0)
        (reg/f:SI 133 [ D.23188 ])) -1 (nil))

(insn 30 29 31 4 arch/arm/mm/flush.c:345 (set (reg:SI 1 r1)
        (const_int 4096 [0x1000])) -1 (nil))

(call_insn 31 30 32 4 arch/arm/mm/flush.c:345 (parallel [
            (call (mem:SI (reg/f:SI 134 [ D.23187 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 4 -> ( 5)

;; Succ edge  5 [100.0%]  (fallthru)

;; Start of basic block ( 3 4) -> 5
;; Pred edge  3 [39.0%] 
;; Pred edge  4 [100.0%]  (fallthru)
(code_label 32 31 33 5 19 "" [1 uses])

(note 33 32 38 5 [bb 5] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 5 -> ( 6)

;; Succ edge  6 [100.0%]  (fallthru)

;; Start of basic block ( 5) -> 6
;; Pred edge  5 [100.0%]  (fallthru)
(note 38 33 35 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(jump_insn 35 38 36 6 arch/arm/mm/flush.c:346 (set (pc)
        (label_ref 37)) -1 (nil))
;; End of basic block 6 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 36 35 34)

;; Start of basic block () -> 7
(code_label 34 36 39 7 18 "" [0 uses])

(note 39 34 37 7 [bb 7] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 7 -> ( 8)

;; Succ edge  8 [100.0%]  (fallthru)

;; Start of basic block ( 6 7) -> 8
;; Pred edge  6 [100.0%] 
;; Pred edge  7 [100.0%]  (fallthru)
(code_label 37 39 40 8 20 "" [1 uses])

(note 40 37 0 8 [bb 8] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function __flush_dcache_page (__flush_dcache_page)[0:1232]


;; Generating RTL for gimple basic block 2

;; D.23552 = &contig_page_data.node_zones[0] + (page->flags >> 30) * 768;

(insn 7 6 8 include/linux/mm.h:692 (set (reg:SI 141)
        (mem/s/j:SI (reg/v/f:SI 139 [ page ]) [0 <variable>.flags+0 S4 A32])) -1 (nil))

(insn 8 7 9 include/linux/mm.h:692 (set (reg:SI 140)
        (lshiftrt:SI (reg:SI 141)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 9 8 10 include/linux/mm.h:692 (set (reg:SI 143)
        (const_int 768 [0x300])) -1 (nil))

(insn 10 9 11 include/linux/mm.h:692 (set (reg:SI 142)
        (mult:SI (reg:SI 143)
            (reg:SI 140))) -1 (nil))

(insn 11 10 12 include/linux/mm.h:692 (set (reg:SI 144)
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)) -1 (nil))

(insn 12 11 0 include/linux/mm.h:692 (set (reg/f:SI 134 [ D.23552 ])
        (plus:SI (reg:SI 142)
            (reg:SI 144))) -1 (nil))

;; if ((int) D.23552 - (int) &D.23552->zone_pgdat->node_zones == 768)

(insn 13 12 14 include/linux/mmzone.h:741 (set (reg:SI 146)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ D.23552 ])
                (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32])) -1 (nil))

(insn 14 13 15 include/linux/mmzone.h:741 (set (reg:SI 145)
        (minus:SI (reg/f:SI 134 [ D.23552 ])
            (reg:SI 146))) -1 (nil))

(insn 15 14 16 include/linux/mmzone.h:741 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145)
            (const_int 768 [0x300]))) -1 (nil))

(jump_insn 16 15 0 include/linux/mmzone.h:741 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))

;; Generating RTL for gimple basic block 3

;; addr = kmap_high_get (page);

(insn 18 17 19 arch/arm/mm/flush.c:178 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ page ])) -1 (nil))

(call_insn 19 18 20 arch/arm/mm/flush.c:178 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmap_high_get") [flags 0x41] <function_decl 0x111a2a00 kmap_high_get>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 20 19 0 arch/arm/mm/flush.c:178 (set (reg/v/f:SI 135 [ addr ])
        (reg:SI 0 r0)) -1 (nil))

;; if (addr != 0B)

(insn 21 20 22 arch/arm/mm/flush.c:179 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ addr ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 22 21 0 arch/arm/mm/flush.c:179 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))

;; Generating RTL for gimple basic block 4

;; cpu_cache.flush_kern_dcache_area (addr, 4096);

(insn 24 23 25 arch/arm/mm/flush.c:180 (set (reg/f:SI 147)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 25 24 26 arch/arm/mm/flush.c:180 (set (reg/f:SI 148)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 147)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) -1 (nil))

(insn 26 25 27 arch/arm/mm/flush.c:180 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ addr ])) -1 (nil))

(insn 27 26 28 arch/arm/mm/flush.c:180 (set (reg:SI 1 r1)
        (const_int 4096 [0x1000])) -1 (nil))

(call_insn 28 27 0 arch/arm/mm/flush.c:180 (parallel [
            (call (mem:SI (reg/f:SI 148) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; kunmap_high (page); [tail call]

(insn 29 28 30 4 arch/arm/mm/flush.c:181 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ page ])) -1 (nil))

(call_insn/j 30 29 31 4 arch/arm/mm/flush.c:181 (parallel [
            (call (mem:SI (symbol_ref:SI ("kunmap_high") [flags 0x41] <function_decl 0x111a2980 kunmap_high>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(barrier 31 30 0)

;; Generating RTL for gimple basic block 5

;; 

(code_label 32 31 33 25 "" [0 uses])

(note 33 32 0 NOTE_INSN_BASIC_BLOCK)

;; if (cacheid & 2 != 0)

(insn 34 33 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 149)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 35 34 36 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 151)
        (mem/c/i:SI (reg/f:SI 149) [0 cacheid+0 S4 A32])) -1 (nil))

(insn 36 35 37 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 150)
        (and:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

(insn 37 36 38 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 38 37 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 6

;; addr.488 = __kmap_atomic (page);

(insn 40 39 41 arch/arm/mm/flush.c:184 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ page ])) -1 (nil))

(call_insn 41 40 42 arch/arm/mm/flush.c:184 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__kmap_atomic") [flags 0x41] <function_decl 0x111a2b80 __kmap_atomic>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 42 41 0 arch/arm/mm/flush.c:184 (set (reg/v/f:SI 133 [ addr.488 ])
        (reg:SI 0 r0)) -1 (nil))

;; cpu_cache.flush_kern_dcache_area (addr.488, 4096);

(insn 43 42 44 arch/arm/mm/flush.c:185 (set (reg/f:SI 152)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 44 43 45 arch/arm/mm/flush.c:185 (set (reg/f:SI 153)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 152)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) -1 (nil))

(insn 45 44 46 arch/arm/mm/flush.c:185 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ addr.488 ])) -1 (nil))

(insn 46 45 47 arch/arm/mm/flush.c:185 (set (reg:SI 1 r1)
        (const_int 4096 [0x1000])) -1 (nil))

(call_insn 47 46 0 arch/arm/mm/flush.c:185 (parallel [
            (call (mem:SI (reg/f:SI 153) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; __kunmap_atomic (addr.488); [tail call]

(insn 48 47 49 6 arch/arm/mm/flush.c:186 discrim 1 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ addr.488 ])) -1 (nil))

(call_insn/j 49 48 50 6 arch/arm/mm/flush.c:186 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__kunmap_atomic") [flags 0x41] <function_decl 0x111a2c00 __kunmap_atomic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(barrier 50 49 0)

;; Generating RTL for gimple basic block 7

;; 

(code_label 51 50 52 26 "" [0 uses])

(note 52 51 0 NOTE_INSN_BASIC_BLOCK)

;; return;

(jump_insn 53 52 54 arch/arm/mm/flush.c:198 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 54 53 0)

;; Generating RTL for gimple basic block 8

;; 

(code_label 55 54 56 24 "" [0 uses])

(note 56 55 0 NOTE_INSN_BASIC_BLOCK)

;; D.23053 = cpu_cache.flush_kern_dcache_area;

(insn 57 56 58 arch/arm/mm/flush.c:176 (set (reg/f:SI 154)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 58 57 0 arch/arm/mm/flush.c:176 (set (reg/f:SI 137 [ D.23053 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 154)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) -1 (nil))

;; D.23054 = page_address (page);

(insn 59 58 60 arch/arm/mm/flush.c:176 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ page ])) -1 (nil))

(call_insn 60 59 61 arch/arm/mm/flush.c:176 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("page_address") [flags 0x41] <function_decl 0x10f7b880 page_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 61 60 0 arch/arm/mm/flush.c:176 (set (reg/f:SI 136 [ D.23054 ])
        (reg:SI 0 r0)) -1 (nil))

;; D.23053 (D.23054, 4096); [tail call]

(insn 62 61 63 arch/arm/mm/flush.c:176 (set (reg:SI 0 r0)
        (reg/f:SI 136 [ D.23054 ])) -1 (nil))

(insn 63 62 64 arch/arm/mm/flush.c:176 (set (reg:SI 1 r1)
        (const_int 4096 [0x1000])) -1 (nil))

(call_insn 64 63 0 arch/arm/mm/flush.c:176 (parallel [
            (call (mem:SI (reg/f:SI 137 [ D.23053 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))


;;
;; Full RTL generated for this function:
;;
(note 1 0 5 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 5 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 5 3 2 arch/arm/mm/flush.c:169 (set (reg/v/f:SI 138 [ mapping ])
        (reg:SI 0 r0 [ mapping ])) -1 (nil))

(insn 3 2 4 2 arch/arm/mm/flush.c:169 (set (reg/v/f:SI 139 [ page ])
        (reg:SI 1 r1 [ page ])) -1 (nil))

(note 4 3 6 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 6 4 7 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 7 6 8 3 include/linux/mm.h:692 (set (reg:SI 141)
        (mem/s/j:SI (reg/v/f:SI 139 [ page ]) [0 <variable>.flags+0 S4 A32])) -1 (nil))

(insn 8 7 9 3 include/linux/mm.h:692 (set (reg:SI 140)
        (lshiftrt:SI (reg:SI 141)
            (const_int 30 [0x1e]))) -1 (nil))

(insn 9 8 10 3 include/linux/mm.h:692 (set (reg:SI 143)
        (const_int 768 [0x300])) -1 (nil))

(insn 10 9 11 3 include/linux/mm.h:692 (set (reg:SI 142)
        (mult:SI (reg:SI 143)
            (reg:SI 140))) -1 (nil))

(insn 11 10 12 3 include/linux/mm.h:692 (set (reg:SI 144)
        (symbol_ref:SI ("contig_page_data") [flags 0xc0] <var_decl 0x10c5b780 contig_page_data>)) -1 (nil))

(insn 12 11 13 3 include/linux/mm.h:692 (set (reg/f:SI 134 [ D.23552 ])
        (plus:SI (reg:SI 142)
            (reg:SI 144))) -1 (nil))

(insn 13 12 14 3 include/linux/mmzone.h:741 (set (reg:SI 146)
        (mem/s/f/j:SI (plus:SI (reg/f:SI 134 [ D.23552 ])
                (const_int 748 [0x2ec])) [0 <variable>.zone_pgdat+0 S4 A32])) -1 (nil))

(insn 14 13 15 3 include/linux/mmzone.h:741 (set (reg:SI 145)
        (minus:SI (reg/f:SI 134 [ D.23552 ])
            (reg:SI 146))) -1 (nil))

(insn 15 14 16 3 include/linux/mmzone.h:741 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145)
            (const_int 768 [0x300]))) -1 (nil))

(jump_insn 16 15 17 3 include/linux/mmzone.h:741 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 55)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7200 [0x1c20])
        (nil)))
;; End of basic block 3 -> ( 4 9)

;; Succ edge  4 [28.0%]  (fallthru)
;; Succ edge  9 [72.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [28.0%]  (fallthru)
(note 17 16 18 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 4 arch/arm/mm/flush.c:178 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ page ])) -1 (nil))

(call_insn 19 18 20 4 arch/arm/mm/flush.c:178 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("kmap_high_get") [flags 0x41] <function_decl 0x111a2a00 kmap_high_get>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 20 19 21 4 arch/arm/mm/flush.c:178 (set (reg/v/f:SI 135 [ addr ])
        (reg:SI 0 r0)) -1 (nil))

(insn 21 20 22 4 arch/arm/mm/flush.c:179 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ addr ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 22 21 23 4 arch/arm/mm/flush.c:179 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 32)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [69.8%]  (fallthru)
;; Succ edge  6 [30.2%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [69.8%]  (fallthru)
(note 23 22 24 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 24 23 25 5 arch/arm/mm/flush.c:180 (set (reg/f:SI 147)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 25 24 26 5 arch/arm/mm/flush.c:180 (set (reg/f:SI 148)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 147)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) -1 (nil))

(insn 26 25 27 5 arch/arm/mm/flush.c:180 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ addr ])) -1 (nil))

(insn 27 26 28 5 arch/arm/mm/flush.c:180 (set (reg:SI 1 r1)
        (const_int 4096 [0x1000])) -1 (nil))

(call_insn 28 27 29 5 arch/arm/mm/flush.c:180 (parallel [
            (call (mem:SI (reg/f:SI 148) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 29 28 30 5 arch/arm/mm/flush.c:181 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ page ])) -1 (nil))

(call_insn/j 30 29 31 5 arch/arm/mm/flush.c:181 (parallel [
            (call (mem:SI (symbol_ref:SI ("kunmap_high") [flags 0x41] <function_decl 0x111a2980 kunmap_high>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 5 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 31 30 32)

;; Start of basic block ( 4) -> 6
;; Pred edge  4 [30.2%] 
(code_label 32 31 33 6 25 "" [1 uses])

(note 33 32 34 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 34 33 35 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 149)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 35 34 36 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 151)
        (mem/c/i:SI (reg/f:SI 149) [0 cacheid+0 S4 A32])) -1 (nil))

(insn 36 35 37 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 150)
        (and:SI (reg:SI 151)
            (const_int 2 [0x2]))) -1 (nil))

(insn 37 36 38 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 150)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 38 37 39 6 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 51)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [29.0%]  (fallthru)
;; Succ edge  8 [71.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [29.0%]  (fallthru)
(note 39 38 40 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 40 39 41 7 arch/arm/mm/flush.c:184 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ page ])) -1 (nil))

(call_insn 41 40 42 7 arch/arm/mm/flush.c:184 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("__kmap_atomic") [flags 0x41] <function_decl 0x111a2b80 __kmap_atomic>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 42 41 43 7 arch/arm/mm/flush.c:184 (set (reg/v/f:SI 133 [ addr.488 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 43 42 44 7 arch/arm/mm/flush.c:185 (set (reg/f:SI 152)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 44 43 45 7 arch/arm/mm/flush.c:185 (set (reg/f:SI 153)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 152)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) -1 (nil))

(insn 45 44 46 7 arch/arm/mm/flush.c:185 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ addr.488 ])) -1 (nil))

(insn 46 45 47 7 arch/arm/mm/flush.c:185 (set (reg:SI 1 r1)
        (const_int 4096 [0x1000])) -1 (nil))

(call_insn 47 46 48 7 arch/arm/mm/flush.c:185 (parallel [
            (call (mem:SI (reg/f:SI 153) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 48 47 49 7 arch/arm/mm/flush.c:186 discrim 1 (set (reg:SI 0 r0)
        (reg/v/f:SI 133 [ addr.488 ])) -1 (nil))

(call_insn/j 49 48 50 7 arch/arm/mm/flush.c:186 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__kunmap_atomic") [flags 0x41] <function_decl 0x111a2c00 __kunmap_atomic>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))
;; End of basic block 7 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 50 49 51)

;; Start of basic block ( 9 6) -> 8
;; Pred edge  9 [100.0%] 
;; Pred edge  6 [71.0%] 
(code_label 51 50 52 8 26 "" [2 uses])

(note 52 51 53 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(jump_insn 53 52 54 8 arch/arm/mm/flush.c:198 (set (pc)
        (label_ref 67)) -1 (nil))
;; End of basic block 8 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 54 53 55)

;; Start of basic block ( 3) -> 9
;; Pred edge  3 [72.0%] 
(code_label 55 54 56 9 24 "" [1 uses])

(note 56 55 57 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 57 56 58 9 arch/arm/mm/flush.c:176 (set (reg/f:SI 154)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 58 57 59 9 arch/arm/mm/flush.c:176 (set (reg/f:SI 137 [ D.23053 ])
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 154)
                (const_int 24 [0x18])) [0 cpu_cache.flush_kern_dcache_area+0 S4 A32])) -1 (nil))

(insn 59 58 60 9 arch/arm/mm/flush.c:176 (set (reg:SI 0 r0)
        (reg/v/f:SI 139 [ page ])) -1 (nil))

(call_insn 60 59 61 9 arch/arm/mm/flush.c:176 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("page_address") [flags 0x41] <function_decl 0x10f7b880 page_address>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 61 60 62 9 arch/arm/mm/flush.c:176 (set (reg/f:SI 136 [ D.23054 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 62 61 63 9 arch/arm/mm/flush.c:176 (set (reg:SI 0 r0)
        (reg/f:SI 136 [ D.23054 ])) -1 (nil))

(insn 63 62 64 9 arch/arm/mm/flush.c:176 (set (reg:SI 1 r1)
        (const_int 4096 [0x1000])) -1 (nil))

(call_insn 64 63 65 9 arch/arm/mm/flush.c:176 (parallel [
            (call (mem:SI (reg/f:SI 137 [ D.23053 ]) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 65 64 66 9 arch/arm/mm/flush.c:176 (set (pc)
        (label_ref 51)) -1 (nil))
;; End of basic block 9 -> ( 8)

;; Succ edge  8 [100.0%] 

(barrier 66 65 71)

;; Start of basic block () -> 10
(note 71 66 68 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(jump_insn 68 71 69 10 arch/arm/mm/flush.c:198 (set (pc)
        (label_ref 70)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 69 68 67)

;; Start of basic block ( 8) -> 11
;; Pred edge  8 [100.0%] 
(code_label 67 69 72 11 23 "" [1 uses])

(note 72 67 70 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 70 72 73 12 27 "" [1 uses])

(note 73 70 0 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function flush_dcache_page (flush_dcache_page)[0:1235]


;; Generating RTL for gimple basic block 2

;; if (page == empty_zero_page)

(insn 6 5 7 arch/arm/mm/flush.c:289 (set (reg/f:SI 137)
        (symbol_ref:SI ("empty_zero_page") [flags 0xc0] <var_decl 0x10e73ea0 empty_zero_page>)) -1 (nil))

(insn 7 6 8 arch/arm/mm/flush.c:289 (set (reg:SI 138)
        (mem/f/c/i:SI (reg/f:SI 137) [0 empty_zero_page+0 S4 A32])) -1 (nil))

(insn 8 7 9 arch/arm/mm/flush.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 136 [ page ])
            (reg:SI 138))) -1 (nil))

(jump_insn 9 8 0 arch/arm/mm/flush.c:289 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))

;; Generating RTL for gimple basic block 3

;; mapping = page->mapping;

(insn 11 10 0 include/linux/mm.h:788 (set (reg/v/f:SI 135 [ mapping ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ page ])
                (const_int 4 [0x4])) [0 <variable>.mapping+0 S4 A32])) -1 (nil))

;; D.23582 = (const long unsigned int *) &page->flags;

(insn 12 11 0 include/linux/page-flags.h:203 (set (reg/f:SI 134 [ D.23582 ])
        (reg/v/f:SI 136 [ page ])) -1 (nil))

;; D.23585 ={v} *D.23582;

(insn 13 12 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 133 [ D.23585 ])
        (mem/v:SI (reg/f:SI 134 [ D.23582 ]) [0 S4 A32])) -1 (nil))

;; if ((int) (D.23585 >> 7) & 1 != 0)

(insn 14 13 15 include/linux/mm.h:790 (set (reg:SI 139)
        (and:SI (reg:SI 133 [ D.23585 ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 15 14 16 include/linux/mm.h:790 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 16 15 0 include/linux/mm.h:790 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 4

;; __bug (&"include/linux/mm.h"[0], 790);

(insn 18 17 19 include/linux/mm.h:790 discrim 1 (set (reg:SI 140)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11457720>)) -1 (nil))

(insn 19 18 20 include/linux/mm.h:790 discrim 1 (set (reg:SI 141)
        (const_int 790 [0x316])) -1 (nil))

(insn 20 19 21 include/linux/mm.h:790 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 140)) -1 (nil))

(insn 21 20 22 include/linux/mm.h:790 discrim 1 (set (reg:SI 1 r1)
        (reg:SI 141)) -1 (nil))

(call_insn 22 21 23 include/linux/mm.h:790 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__bug") [flags 0x41] <function_decl 0x10a67100 __bug>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 23 22 0)

;; Generating RTL for gimple basic block 5

;; 

(code_label 24 23 25 32 "" [0 uses])

(note 25 24 0 NOTE_INSN_BASIC_BLOCK)

;; if ((int) mapping & 1 != 0)

(insn 26 25 27 include/linux/mm.h:793 (set (reg:SI 142)
        (and:SI (reg/v/f:SI 135 [ mapping ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 27 26 28 include/linux/mm.h:793 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 28 27 0 include/linux/mm.h:793 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 6

;; mapping = 0B;

(insn 30 29 0 include/linux/mm.h:794 (set (reg/v/f:SI 135 [ mapping ])
        (const_int 0 [0x0])) -1 (nil))

;; Generating RTL for gimple basic block 7

;; 

(code_label 33 32 34 33 "" [0 uses])

(note 34 33 0 NOTE_INSN_BASIC_BLOCK)

;; if (mapping != 0B)

(insn 35 34 36 arch/arm/mm/flush.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ mapping ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 36 35 0 arch/arm/mm/flush.c:294 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))

;; Generating RTL for gimple basic block 8

;; if (mapping->i_mmap.prio_tree_node != 0B)

(insn 38 37 39 include/linux/prio_tree.h:86 (set (reg:SI 143)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ mapping ])
                (const_int 28 [0x1c])) [0 <variable>.i_mmap.prio_tree_node+0 S4 A32])) -1 (nil))

(insn 39 38 40 include/linux/prio_tree.h:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 40 39 0 include/linux/prio_tree.h:86 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))

;; Generating RTL for gimple basic block 9

;; if (mapping->i_mmap_nonlinear.next != &mapping->i_mmap_nonlinear)

(insn 42 41 43 include/linux/fs.h:711 (set (reg:SI 144)
        (plus:SI (reg/v/f:SI 135 [ mapping ])
            (const_int 36 [0x24]))) -1 (nil))

(insn 43 42 44 include/linux/fs.h:711 (set (reg:SI 145)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ mapping ])
                (const_int 36 [0x24])) [0 <variable>.i_mmap_nonlinear.next+0 S4 A32])) -1 (nil))

(insn 44 43 45 include/linux/fs.h:711 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145)
            (reg:SI 144))) -1 (nil))

(jump_insn 45 44 0 include/linux/fs.h:711 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))

;; Generating RTL for gimple basic block 10

;; 

(code_label 46 45 47 34 "" [0 uses])

(note 47 46 0 NOTE_INSN_BASIC_BLOCK)

;; __flush_dcache_page (mapping, page);

(insn 48 47 49 arch/arm/mm/flush.c:298 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ mapping ])) -1 (nil))

(insn 49 48 50 arch/arm/mm/flush.c:298 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ page ])) -1 (nil))

(call_insn 50 49 0 arch/arm/mm/flush.c:298 (parallel [
            (call (mem:SI (symbol_ref:SI ("__flush_dcache_page") [flags 0x3] <function_decl 0x113b4500 __flush_dcache_page>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; if (mapping != 0B)

(insn 51 50 52 arch/arm/mm/flush.c:301 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ mapping ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 52 51 0 arch/arm/mm/flush.c:301 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))

;; Generating RTL for gimple basic block 11

;; cpu_cache.flush_icache_all ();

(insn 54 53 55 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 146)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 55 54 56 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 147)
        (mem/s/f/j/c:SI (reg/f:SI 146) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 56 55 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 147) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; Generating RTL for gimple basic block 12

;; 

(code_label 57 56 58 36 "" [0 uses])

(note 58 57 0 NOTE_INSN_BASIC_BLOCK)

;; _set_bit (9, D.23582); [tail call]

(insn 59 58 60 12 arch/arm/mm/flush.c:303 (set (reg:SI 0 r0)
        (const_int 9 [0x9])) -1 (nil))

(insn 60 59 61 12 arch/arm/mm/flush.c:303 (set (reg:SI 1 r1)
        (reg/f:SI 134 [ D.23582 ])) -1 (nil))

(call_insn/j 61 60 62 12 arch/arm/mm/flush.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109c0500 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 62 61 0)

;; Generating RTL for gimple basic block 13

;; 

(code_label 63 62 64 31 "" [0 uses])

(note 64 63 0 NOTE_INSN_BASIC_BLOCK)

;; return;

(jump_insn 65 64 66 arch/arm/mm/flush.c:305 (set (pc)
        (label_ref 0)) -1 (nil))

(barrier 66 65 0)

;; Generating RTL for gimple basic block 14

;; 

(code_label 67 66 68 35 "" [0 uses])

(note 68 67 0 NOTE_INSN_BASIC_BLOCK)

;; _clear_bit (9, D.23582); [tail call]

(insn 69 68 70 14 arch/arm/mm/flush.c:296 (set (reg:SI 0 r0)
        (const_int 9 [0x9])) -1 (nil))

(insn 70 69 71 14 arch/arm/mm/flush.c:296 (set (reg:SI 1 r1)
        (reg/f:SI 134 [ D.23582 ])) -1 (nil))

(call_insn/j 71 70 72 14 arch/arm/mm/flush.c:296 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(barrier 72 71 0)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/flush.c:282 (set (reg/v/f:SI 136 [ page ])
        (reg:SI 0 r0 [ page ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/mm/flush.c:289 (set (reg/f:SI 137)
        (symbol_ref:SI ("empty_zero_page") [flags 0xc0] <var_decl 0x10e73ea0 empty_zero_page>)) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/flush.c:289 (set (reg:SI 138)
        (mem/f/c/i:SI (reg/f:SI 137) [0 empty_zero_page+0 S4 A32])) -1 (nil))

(insn 8 7 9 3 arch/arm/mm/flush.c:289 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 136 [ page ])
            (reg:SI 138))) -1 (nil))

(jump_insn 9 8 10 3 arch/arm/mm/flush.c:289 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 63)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1014 [0x3f6])
        (nil)))
;; End of basic block 3 -> ( 14 4)

;; Succ edge  14 [10.1%] 
;; Succ edge  4 [89.9%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [89.9%]  (fallthru)
(note 10 9 11 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 4 include/linux/mm.h:788 (set (reg/v/f:SI 135 [ mapping ])
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 136 [ page ])
                (const_int 4 [0x4])) [0 <variable>.mapping+0 S4 A32])) -1 (nil))

(insn 12 11 13 4 include/linux/page-flags.h:203 (set (reg/f:SI 134 [ D.23582 ])
        (reg/v/f:SI 136 [ page ])) -1 (nil))

(insn 13 12 14 4 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 133 [ D.23585 ])
        (mem/v:SI (reg/f:SI 134 [ D.23582 ]) [0 S4 A32])) -1 (nil))

(insn 14 13 15 4 include/linux/mm.h:790 (set (reg:SI 139)
        (and:SI (reg:SI 133 [ D.23585 ])
            (const_int 128 [0x80]))) -1 (nil))

(insn 15 14 16 4 include/linux/mm.h:790 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 139)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 16 15 17 4 include/linux/mm.h:790 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 24)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [0.0%]  (fallthru)
;; Succ edge  6 [100.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [0.0%]  (fallthru)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 5 include/linux/mm.h:790 discrim 1 (set (reg:SI 140)
        (symbol_ref/v/f:SI ("*.LC0") [flags 0x82] <string_cst 0x11457720>)) -1 (nil))

(insn 19 18 20 5 include/linux/mm.h:790 discrim 1 (set (reg:SI 141)
        (const_int 790 [0x316])) -1 (nil))

(insn 20 19 21 5 include/linux/mm.h:790 discrim 1 (set (reg:SI 0 r0)
        (reg:SI 140)) -1 (nil))

(insn 21 20 22 5 include/linux/mm.h:790 discrim 1 (set (reg:SI 1 r1)
        (reg:SI 141)) -1 (nil))

(call_insn 22 21 23 5 include/linux/mm.h:790 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("__bug") [flags 0x41] <function_decl 0x10a67100 __bug>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_NORETURN (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 5 -> ()


(barrier 23 22 24)

;; Start of basic block ( 4) -> 6
;; Pred edge  4 [100.0%] 
(code_label 24 23 25 6 32 "" [1 uses])

(note 25 24 26 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 26 25 27 6 include/linux/mm.h:793 (set (reg:SI 142)
        (and:SI (reg/v/f:SI 135 [ mapping ])
            (const_int 1 [0x1]))) -1 (nil))

(insn 27 26 28 6 include/linux/mm.h:793 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 28 27 29 6 include/linux/mm.h:793 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 33)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 6 -> ( 7 8)

;; Succ edge  7 [50.0%]  (fallthru)
;; Succ edge  8 [50.0%] 

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [50.0%]  (fallthru)
(note 29 28 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 7 include/linux/mm.h:794 (set (reg/v/f:SI 135 [ mapping ])
        (const_int 0 [0x0])) -1 (nil))

(jump_insn 31 30 32 7 include/linux/mm.h:794 (set (pc)
        (label_ref 46)) -1 (nil))
;; End of basic block 7 -> ( 11)

;; Succ edge  11 [100.0%] 

(barrier 32 31 33)

;; Start of basic block ( 6) -> 8
;; Pred edge  6 [50.0%] 
(code_label 33 32 34 8 33 "" [1 uses])

(note 34 33 35 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 35 34 36 8 arch/arm/mm/flush.c:294 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ mapping ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 36 35 37 8 arch/arm/mm/flush.c:294 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 0 [0x0])
        (nil)))
;; End of basic block 8 -> ( 9 11)

;; Succ edge  9 [100.0%]  (fallthru)
;; Succ edge  11

;; Start of basic block ( 8) -> 9
;; Pred edge  8 [100.0%]  (fallthru)
(note 37 36 38 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 38 37 39 9 include/linux/prio_tree.h:86 (set (reg:SI 143)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ mapping ])
                (const_int 28 [0x1c])) [0 <variable>.i_mmap.prio_tree_node+0 S4 A32])) -1 (nil))

(insn 39 38 40 9 include/linux/prio_tree.h:86 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 143)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 40 39 41 9 include/linux/prio_tree.h:86 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 46)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 8500 [0x2134])
        (nil)))
;; End of basic block 9 -> ( 11 10)

;; Succ edge  11 [85.0%] 
;; Succ edge  10 [15.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [15.0%]  (fallthru)
(note 41 40 42 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 42 41 43 10 include/linux/fs.h:711 (set (reg:SI 144)
        (plus:SI (reg/v/f:SI 135 [ mapping ])
            (const_int 36 [0x24]))) -1 (nil))

(insn 43 42 44 10 include/linux/fs.h:711 (set (reg:SI 145)
        (mem/s/f/j:SI (plus:SI (reg/v/f:SI 135 [ mapping ])
                (const_int 36 [0x24])) [0 <variable>.i_mmap_nonlinear.next+0 S4 A32])) -1 (nil))

(insn 44 43 45 10 include/linux/fs.h:711 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 145)
            (reg:SI 144))) -1 (nil))

(jump_insn 45 44 46 10 include/linux/fs.h:711 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 67)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 1500 [0x5dc])
        (nil)))
;; End of basic block 10 -> ( 11 15)

;; Succ edge  11 [85.0%]  (fallthru)
;; Succ edge  15 [15.0%] 

;; Start of basic block ( 8 10 9 7) -> 11
;; Pred edge  8
;; Pred edge  10 [85.0%]  (fallthru)
;; Pred edge  9 [85.0%] 
;; Pred edge  7 [100.0%] 
(code_label 46 45 47 11 34 "" [3 uses])

(note 47 46 48 11 [bb 11] NOTE_INSN_BASIC_BLOCK)

(insn 48 47 49 11 arch/arm/mm/flush.c:298 (set (reg:SI 0 r0)
        (reg/v/f:SI 135 [ mapping ])) -1 (nil))

(insn 49 48 50 11 arch/arm/mm/flush.c:298 (set (reg:SI 1 r1)
        (reg/v/f:SI 136 [ page ])) -1 (nil))

(call_insn 50 49 51 11 arch/arm/mm/flush.c:298 (parallel [
            (call (mem:SI (symbol_ref:SI ("__flush_dcache_page") [flags 0x3] <function_decl 0x113b4500 __flush_dcache_page>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 51 50 52 11 arch/arm/mm/flush.c:301 (set (reg:CC 24 cc)
        (compare:CC (reg/v/f:SI 135 [ mapping ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 52 51 53 11 arch/arm/mm/flush.c:301 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 57)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3017 [0xbc9])
        (nil)))
;; End of basic block 11 -> ( 12 13)

;; Succ edge  12 [69.8%]  (fallthru)
;; Succ edge  13 [30.2%] 

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [69.8%]  (fallthru)
(note 53 52 54 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(insn 54 53 55 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 146)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 55 54 56 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 147)
        (mem/s/f/j/c:SI (reg/f:SI 146) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 56 55 57 12 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 147) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))
;; End of basic block 12 -> ( 13)

;; Succ edge  13 [100.0%]  (fallthru)

;; Start of basic block ( 12 11) -> 13
;; Pred edge  12 [100.0%]  (fallthru)
;; Pred edge  11 [30.2%] 
(code_label 57 56 58 13 36 "" [1 uses])

(note 58 57 59 13 [bb 13] NOTE_INSN_BASIC_BLOCK)

(insn 59 58 60 13 arch/arm/mm/flush.c:303 (set (reg:SI 0 r0)
        (const_int 9 [0x9])) -1 (nil))

(insn 60 59 61 13 arch/arm/mm/flush.c:303 (set (reg:SI 1 r1)
        (reg/f:SI 134 [ D.23582 ])) -1 (nil))

(call_insn/j 61 60 62 13 arch/arm/mm/flush.c:303 (parallel [
            (call (mem:SI (symbol_ref:SI ("_set_bit") [flags 0x41] <function_decl 0x109c0500 _set_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 13 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 62 61 63)

;; Start of basic block ( 3) -> 14
;; Pred edge  3 [10.1%] 
(code_label 63 62 64 14 31 "" [1 uses])

(note 64 63 65 14 [bb 14] NOTE_INSN_BASIC_BLOCK)

(jump_insn 65 64 66 14 arch/arm/mm/flush.c:305 (set (pc)
        (label_ref 73)) -1 (nil))
;; End of basic block 14 -> ( 17)

;; Succ edge  17 [100.0%] 

(barrier 66 65 67)

;; Start of basic block ( 10) -> 15
;; Pred edge  10 [15.0%] 
(code_label 67 66 68 15 35 "" [1 uses])

(note 68 67 69 15 [bb 15] NOTE_INSN_BASIC_BLOCK)

(insn 69 68 70 15 arch/arm/mm/flush.c:296 (set (reg:SI 0 r0)
        (const_int 9 [0x9])) -1 (nil))

(insn 70 69 71 15 arch/arm/mm/flush.c:296 (set (reg:SI 1 r1)
        (reg/f:SI 134 [ D.23582 ])) -1 (nil))

(call_insn/j 71 70 72 15 arch/arm/mm/flush.c:296 (parallel [
            (call (mem:SI (symbol_ref:SI ("_clear_bit") [flags 0x41] <function_decl 0x109c0580 _clear_bit>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 15 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 72 71 77)

;; Start of basic block () -> 16
(note 77 72 74 16 [bb 16] NOTE_INSN_BASIC_BLOCK)

(jump_insn 74 77 75 16 arch/arm/mm/flush.c:305 (set (pc)
        (label_ref 76)) -1 (nil))
;; End of basic block 16 -> ( 18)

;; Succ edge  18 [100.0%] 

(barrier 75 74 73)

;; Start of basic block ( 14) -> 17
;; Pred edge  14 [100.0%] 
(code_label 73 75 78 17 30 "" [1 uses])

(note 78 73 76 17 [bb 17] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 17 -> ( 18)

;; Succ edge  18 [100.0%]  (fallthru)

;; Start of basic block ( 16 17) -> 18
;; Pred edge  16 [100.0%] 
;; Pred edge  17 [100.0%]  (fallthru)
(code_label 76 78 79 18 37 "" [1 uses])

(note 79 76 0 18 [bb 18] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 18 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function __sync_icache_dcache (__sync_icache_dcache)[0:1234]


;; Generating RTL for gimple basic block 2

;; if (pteval & 257 != 257)

(insn 6 5 7 arch/arm/mm/flush.c:239 (set (reg:SI 139)
        (const_int 257 [0x101])) -1 (nil))

(insn 7 6 8 arch/arm/mm/flush.c:239 (set (reg:SI 138)
        (and:SI (reg/v:SI 137 [ pteval ])
            (reg:SI 139))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 137 [ pteval ])
            (const_int 257 [0x101]))
        (nil)))

(insn 8 7 9 arch/arm/mm/flush.c:239 (set (reg:SI 140)
        (const_int 257 [0x101])) -1 (nil))

(insn 9 8 10 arch/arm/mm/flush.c:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (reg:SI 140))) -1 (nil))

(jump_insn 10 9 0 arch/arm/mm/flush.c:239 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if (cacheid & 2 != 0)

(insn 12 11 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 141)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 13 12 14 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 143)
        (mem/c/i:SI (reg/f:SI 141) [0 cacheid+0 S4 A32])) -1 (nil))

(insn 14 13 15 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 142)
        (and:SI (reg:SI 143)
            (const_int 2 [0x2]))) -1 (nil))

(insn 15 14 16 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 16 15 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))

;; Generating RTL for gimple basic block 4

;; if (pteval & 512 != 0)

(insn 18 17 19 arch/arm/mm/flush.c:241 discrim 1 (set (reg:SI 144)
        (and:SI (reg/v:SI 137 [ pteval ])
            (const_int 512 [0x200]))) -1 (nil))

(insn 19 18 20 arch/arm/mm/flush.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 20 19 0 arch/arm/mm/flush.c:241 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 5

;; 

(code_label 21 20 22 42 "" [0 uses])

(note 22 21 0 NOTE_INSN_BASIC_BLOCK)

;; pfn = pteval >> 12;

(insn 23 22 0 arch/arm/mm/flush.c:244 (set (reg/v:SI 134 [ pfn ])
        (lshiftrt:SI (reg/v:SI 137 [ pteval ])
            (const_int 12 [0xc]))) -1 (nil))

;; D.23127 = pfn_valid (pfn);

(insn 24 23 25 arch/arm/mm/flush.c:245 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ pfn ])) -1 (nil))

(call_insn 25 24 26 arch/arm/mm/flush.c:245 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pfn_valid") [flags 0x41] <function_decl 0x10c01c80 pfn_valid>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 26 25 0 arch/arm/mm/flush.c:245 (set (reg:SI 136 [ D.23127 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.23127 == 0)

(insn 27 26 28 arch/arm/mm/flush.c:245 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.23127 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 28 27 0 arch/arm/mm/flush.c:245 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))

;; Generating RTL for gimple basic block 6

;; page = mem_map + pfn * 32;

(insn 30 29 31 arch/arm/mm/flush.c:248 (set (reg/f:SI 145)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>)) -1 (nil))

(insn 31 30 32 arch/arm/mm/flush.c:248 (set (reg:SI 146)
        (ashift:SI (reg/v:SI 134 [ pfn ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 32 31 33 arch/arm/mm/flush.c:248 (set (reg:SI 147)
        (mem/f/c/i:SI (reg/f:SI 145) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 33 32 0 arch/arm/mm/flush.c:248 (set (reg/v/f:SI 133 [ page ])
        (plus:SI (reg:SI 147)
            (reg:SI 146))) -1 (nil))

;; D.23139 = _test_and_set_bit (9, (volatile long unsigned int *) &page->flags);

(insn 34 33 35 arch/arm/mm/flush.c:254 (set (reg:SI 0 r0)
        (const_int 9 [0x9])) -1 (nil))

(insn 35 34 36 arch/arm/mm/flush.c:254 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ page ])) -1 (nil))

(call_insn 36 35 37 arch/arm/mm/flush.c:254 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x109c0680 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 37 36 0 arch/arm/mm/flush.c:254 (set (reg:SI 135 [ D.23139 ])
        (reg:SI 0 r0)) -1 (nil))

;; if (D.23139 == 0)

(insn 38 37 39 arch/arm/mm/flush.c:254 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.23139 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 39 38 0 arch/arm/mm/flush.c:254 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))

;; Generating RTL for gimple basic block 7

;; __flush_dcache_page (0B, page);

(insn 41 40 42 arch/arm/mm/flush.c:255 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(insn 42 41 43 arch/arm/mm/flush.c:255 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ page ])) -1 (nil))

(call_insn 43 42 0 arch/arm/mm/flush.c:255 (parallel [
            (call (mem:SI (symbol_ref:SI ("__flush_dcache_page") [flags 0x3] <function_decl 0x113b4500 __flush_dcache_page>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 8

;; 

(code_label 44 43 45 43 "" [0 uses])

(note 45 44 0 NOTE_INSN_BASIC_BLOCK)

;; if (pteval & 512 == 0)

(insn 46 45 47 arch/arm/mm/flush.c:257 (set (reg:SI 148)
        (and:SI (reg/v:SI 137 [ pteval ])
            (const_int 512 [0x200]))) -1 (nil))

(insn 47 46 48 arch/arm/mm/flush.c:257 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 48 47 0 arch/arm/mm/flush.c:257 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))

;; Generating RTL for gimple basic block 9

;; cpu_cache.flush_icache_all (); [tail call]

(insn 50 49 51 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 149)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 51 50 52 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 150)
        (mem/s/f/j/c:SI (reg/f:SI 149) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 52 51 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 150) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))

;; Generating RTL for gimple basic block 10

;; 

(code_label 53 52 54 41 "" [0 uses])

(note 54 53 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 4 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 4 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 4 3 2 arch/arm/mm/flush.c:234 (set (reg/v:SI 137 [ pteval ])
        (reg:SI 0 r0 [ pteval ])) -1 (nil))

(note 3 2 5 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 5 3 6 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 6 5 7 3 arch/arm/mm/flush.c:239 (set (reg:SI 139)
        (const_int 257 [0x101])) -1 (nil))

(insn 7 6 8 3 arch/arm/mm/flush.c:239 (set (reg:SI 138)
        (and:SI (reg/v:SI 137 [ pteval ])
            (reg:SI 139))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 137 [ pteval ])
            (const_int 257 [0x101]))
        (nil)))

(insn 8 7 9 3 arch/arm/mm/flush.c:239 (set (reg:SI 140)
        (const_int 257 [0x101])) -1 (nil))

(insn 9 8 10 3 arch/arm/mm/flush.c:239 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 138)
            (reg:SI 140))) -1 (nil))

(jump_insn 10 9 11 3 arch/arm/mm/flush.c:239 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6218 [0x184a])
        (nil)))
;; End of basic block 3 -> ( 11 4)

;; Succ edge  11 [62.2%] 
;; Succ edge  4 [37.8%]  (fallthru)

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [37.8%]  (fallthru)
(note 11 10 12 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 12 11 13 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 141)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 13 12 14 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 143)
        (mem/c/i:SI (reg/f:SI 141) [0 cacheid+0 S4 A32])) -1 (nil))

(insn 14 13 15 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 142)
        (and:SI (reg:SI 143)
            (const_int 2 [0x2]))) -1 (nil))

(insn 15 14 16 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 142)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 16 15 17 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 21)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 2900 [0xb54])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [71.0%]  (fallthru)
;; Succ edge  6 [29.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [71.0%]  (fallthru)
(note 17 16 18 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 18 17 19 5 arch/arm/mm/flush.c:241 discrim 1 (set (reg:SI 144)
        (and:SI (reg/v:SI 137 [ pteval ])
            (const_int 512 [0x200]))) -1 (nil))

(insn 19 18 20 5 arch/arm/mm/flush.c:241 discrim 1 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 144)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 20 19 21 5 arch/arm/mm/flush.c:241 discrim 1 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 5 -> ( 11 6)

;; Succ edge  11 [39.0%] 
;; Succ edge  6 [61.0%]  (fallthru)

;; Start of basic block ( 4 5) -> 6
;; Pred edge  4 [29.0%] 
;; Pred edge  5 [61.0%]  (fallthru)
(code_label 21 20 22 6 42 "" [1 uses])

(note 22 21 23 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 23 22 24 6 arch/arm/mm/flush.c:244 (set (reg/v:SI 134 [ pfn ])
        (lshiftrt:SI (reg/v:SI 137 [ pteval ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 24 23 25 6 arch/arm/mm/flush.c:245 (set (reg:SI 0 r0)
        (reg/v:SI 134 [ pfn ])) -1 (nil))

(call_insn 25 24 26 6 arch/arm/mm/flush.c:245 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("pfn_valid") [flags 0x41] <function_decl 0x10c01c80 pfn_valid>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 26 25 27 6 arch/arm/mm/flush.c:245 (set (reg:SI 136 [ D.23127 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 27 26 28 6 arch/arm/mm/flush.c:245 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 136 [ D.23127 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 28 27 29 6 arch/arm/mm/flush.c:245 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 3900 [0xf3c])
        (nil)))
;; End of basic block 6 -> ( 11 7)

;; Succ edge  11 [39.0%] 
;; Succ edge  7 [61.0%]  (fallthru)

;; Start of basic block ( 6) -> 7
;; Pred edge  6 [61.0%]  (fallthru)
(note 29 28 30 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 30 29 31 7 arch/arm/mm/flush.c:248 (set (reg/f:SI 145)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>)) -1 (nil))

(insn 31 30 32 7 arch/arm/mm/flush.c:248 (set (reg:SI 146)
        (ashift:SI (reg/v:SI 134 [ pfn ])
            (const_int 5 [0x5]))) -1 (nil))

(insn 32 31 33 7 arch/arm/mm/flush.c:248 (set (reg:SI 147)
        (mem/f/c/i:SI (reg/f:SI 145) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 33 32 34 7 arch/arm/mm/flush.c:248 (set (reg/v/f:SI 133 [ page ])
        (plus:SI (reg:SI 147)
            (reg:SI 146))) -1 (nil))

(insn 34 33 35 7 arch/arm/mm/flush.c:254 (set (reg:SI 0 r0)
        (const_int 9 [0x9])) -1 (nil))

(insn 35 34 36 7 arch/arm/mm/flush.c:254 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ page ])) -1 (nil))

(call_insn 36 35 37 7 arch/arm/mm/flush.c:254 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("_test_and_set_bit") [flags 0x41] <function_decl 0x109c0680 _test_and_set_bit>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(insn 37 36 38 7 arch/arm/mm/flush.c:254 (set (reg:SI 135 [ D.23139 ])
        (reg:SI 0 r0)) -1 (nil))

(insn 38 37 39 7 arch/arm/mm/flush.c:254 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 135 [ D.23139 ])
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 39 38 40 7 arch/arm/mm/flush.c:254 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 44)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 7100 [0x1bbc])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [29.0%]  (fallthru)
;; Succ edge  9 [71.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [29.0%]  (fallthru)
(note 40 39 41 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(insn 41 40 42 8 arch/arm/mm/flush.c:255 (set (reg:SI 0 r0)
        (const_int 0 [0x0])) -1 (nil))

(insn 42 41 43 8 arch/arm/mm/flush.c:255 (set (reg:SI 1 r1)
        (reg/v/f:SI 133 [ page ])) -1 (nil))

(call_insn 43 42 44 8 arch/arm/mm/flush.c:255 (parallel [
            (call (mem:SI (symbol_ref:SI ("__flush_dcache_page") [flags 0x3] <function_decl 0x113b4500 __flush_dcache_page>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 8 -> ( 9)

;; Succ edge  9 [100.0%]  (fallthru)

;; Start of basic block ( 7 8) -> 9
;; Pred edge  7 [71.0%] 
;; Pred edge  8 [100.0%]  (fallthru)
(code_label 44 43 45 9 43 "" [1 uses])

(note 45 44 46 9 [bb 9] NOTE_INSN_BASIC_BLOCK)

(insn 46 45 47 9 arch/arm/mm/flush.c:257 (set (reg:SI 148)
        (and:SI (reg/v:SI 137 [ pteval ])
            (const_int 512 [0x200]))) -1 (nil))

(insn 47 46 48 9 arch/arm/mm/flush.c:257 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 148)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 48 47 49 9 arch/arm/mm/flush.c:257 (set (pc)
        (if_then_else (ne (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 53)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 6102 [0x17d6])
        (nil)))
;; End of basic block 9 -> ( 10 11)

;; Succ edge  10 [39.0%]  (fallthru)
;; Succ edge  11 [61.0%] 

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [39.0%]  (fallthru)
(note 49 48 50 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(insn 50 49 51 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 149)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 51 50 52 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (set (reg/f:SI 150)
        (mem/s/f/j/c:SI (reg/f:SI 149) [0 cpu_cache.flush_icache_all+0 S4 A32])) -1 (nil))

(call_insn 52 51 53 10 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cacheflush.h:204 (parallel [
            (call (mem:SI (reg/f:SI 150) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (nil))
;; End of basic block 10 -> ( 11)

;; Succ edge  11 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 6 9 10) -> 11
;; Pred edge  3 [62.2%] 
;; Pred edge  5 [39.0%] 
;; Pred edge  6 [39.0%] 
;; Pred edge  9 [61.0%] 
;; Pred edge  10 [100.0%]  (fallthru)
(code_label 53 52 54 11 41 "" [4 uses])

(note 54 53 59 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 11) -> 12
;; Pred edge  11 [100.0%]  (fallthru)
(note 59 54 56 12 [bb 12] NOTE_INSN_BASIC_BLOCK)

(jump_insn 56 59 57 12 arch/arm/mm/flush.c:259 (set (pc)
        (label_ref 58)) -1 (nil))
;; End of basic block 12 -> ( 14)

;; Succ edge  14 [100.0%] 

(barrier 57 56 55)

;; Start of basic block () -> 13
(code_label 55 57 60 13 40 "" [0 uses])

(note 60 55 58 13 [bb 13] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 13 -> ( 14)

;; Succ edge  14 [100.0%]  (fallthru)

;; Start of basic block ( 12 13) -> 14
;; Pred edge  12 [100.0%] 
;; Pred edge  13 [100.0%]  (fallthru)
(code_label 58 60 61 14 44 "" [1 uses])

(note 61 58 0 14 [bb 14] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 14 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)


;; Function copy_to_user_page (copy_to_user_page)[0:1231]


;; Generating RTL for gimple basic block 2

;; sp.83 = sp;

(insn 11 10 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.23671 = (struct thread_info *) (sp.83 & 4294959104);

(insn 12 11 13 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150)
        (and:SI (reg:SI 142 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 13 12 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 143 [ D.23671 ])
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; D.23671->preempt_count = [plus_expr] D.23671->preempt_count + 1;

(insn 14 13 15 arch/arm/mm/flush.c:159 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg/f:SI 143 [ D.23671 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) -1 (nil))

(insn 15 14 16 arch/arm/mm/flush.c:159 (set (reg:SI 152)
        (plus:SI (reg:SI 151)
            (const_int 1 [0x1]))) -1 (nil))

(insn 16 15 0 arch/arm/mm/flush.c:159 (set (mem/s/j:SI (plus:SI (reg/f:SI 143 [ D.23671 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 152)) -1 (nil))

;; __asm__ __volatile__("" : "memory");

(insn 17 16 0 arch/arm/mm/flush.c:159 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 7735661)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; memcpy (dst, src, len);

(insn 18 17 19 arch/arm/mm/flush.c:161 (set (reg:SI 153)
        (reg/v/f:SI 147 [ dst ])) -1 (nil))

(insn 19 18 20 arch/arm/mm/flush.c:161 (set (reg:SI 154)
        (reg/v/f:SI 148 [ src ])) -1 (nil))

(insn 20 19 21 arch/arm/mm/flush.c:161 (set (reg:SI 155)
        (reg/v:SI 149 [ len ])) -1 (nil))

(insn 21 20 22 arch/arm/mm/flush.c:161 (set (reg:SI 0 r0)
        (reg:SI 153)) -1 (nil))

(insn 22 21 23 arch/arm/mm/flush.c:161 (set (reg:SI 1 r1)
        (reg:SI 154)) -1 (nil))

(insn 23 22 24 arch/arm/mm/flush.c:161 (set (reg:SI 2 r2)
        (reg:SI 155)) -1 (nil))

(call_insn 24 23 25 arch/arm/mm/flush.c:161 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x113faf00 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 25 24 0 arch/arm/mm/flush.c:161 (set (reg:SI 156)
        (reg:SI 0 r0)) -1 (nil))

;; cacheid.266 = cacheid;

(insn 26 25 27 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 157)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 27 26 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 139 [ cacheid.266 ])
        (mem/c/i:SI (reg/f:SI 157) [0 cacheid+0 S4 A32])) -1 (nil))

;; if (vma->vm_flags & 4 != 0)

(insn 28 27 29 arch/arm/mm/flush.c:135 (set (reg:SI 159)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])) -1 (nil))

(insn 29 28 30 arch/arm/mm/flush.c:135 (set (reg:SI 158)
        (and:SI (reg:SI 159)
            (const_int 4 [0x4]))) -1 (nil))

(insn 30 29 31 arch/arm/mm/flush.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 31 30 0 arch/arm/mm/flush.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 3

;; if (cacheid.266 & 16 != 0)

(insn 33 32 34 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 160)
        (and:SI (reg:SI 139 [ cacheid.266 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 34 33 35 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 35 34 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))

;; Generating RTL for gimple basic block 4

;; colour = (uaddr & 16383) >> 12;

(insn 37 36 38 arch/arm/mm/flush.c:45 (set (reg:SI 162)
        (ashift:SI (reg/v:SI 146 [ uaddr ])
            (const_int 18 [0x12]))) -1 (nil))

(insn 38 37 39 arch/arm/mm/flush.c:45 (set (reg:SI 161)
        (lshiftrt:SI (reg:SI 162)
            (const_int 18 [0x12]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 146 [ uaddr ])
            (const_int 16383 [0x3fff]))
        (nil)))

(insn 39 38 0 arch/arm/mm/flush.c:45 (set (reg/v:SI 141 [ colour ])
        (lshiftrt:SI (reg:SI 161)
            (const_int 12 [0xc]))) -1 (nil))

;; cpu_v7_set_pte_ext ((pte_t *) ((*top_pmd & 4294963200) + 3221225472) + (colour + 500) * 4, (pgprot_kernel | 512) | (long unsigned int) (((int) page - (int) mem_map) /[ex] 32) << 12, 0);

(insn 40 39 41 arch/arm/mm/flush.c:49 (set (reg/f:SI 164)
        (symbol_ref:SI ("top_pmd") [flags 0xc0] <var_decl 0x113ab5a0 top_pmd>)) -1 (nil))

(insn 41 40 42 arch/arm/mm/flush.c:49 (set (reg/f:SI 163)
        (mem/f/c/i:SI (reg/f:SI 164) [0 top_pmd+0 S4 A32])) -1 (nil))

(insn 42 41 43 arch/arm/mm/flush.c:49 (set (reg:SI 166)
        (mem:SI (reg/f:SI 163) [0 S4 A32])) -1 (nil))

(insn 43 42 44 arch/arm/mm/flush.c:49 (set (reg:SI 167)
        (and:SI (reg:SI 166)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 44 43 45 arch/arm/mm/flush.c:49 (set (reg:SI 165)
        (and:SI (reg:SI 167)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 166)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 45 44 46 arch/arm/mm/flush.c:49 (set (reg:SI 168)
        (plus:SI (reg:SI 165)
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

(insn 46 45 47 arch/arm/mm/flush.c:49 (set (reg:SI 169)
        (plus:SI (reg/v:SI 141 [ colour ])
            (const_int 500 [0x1f4]))) -1 (nil))

(insn 47 46 48 arch/arm/mm/flush.c:49 (set (reg:SI 170)
        (ashift:SI (reg:SI 169)
            (const_int 2 [0x2]))) -1 (nil))

(insn 48 47 49 arch/arm/mm/flush.c:49 (set (reg:SI 171)
        (plus:SI (reg:SI 168)
            (reg:SI 170))) -1 (nil))

(insn 49 48 50 arch/arm/mm/flush.c:49 (set (reg/f:SI 172)
        (symbol_ref:SI ("pgprot_kernel") [flags 0xc0] <var_decl 0x10e730c0 pgprot_kernel>)) -1 (nil))

(insn 50 49 51 arch/arm/mm/flush.c:49 (set (reg:SI 174)
        (mem/c/i:SI (reg/f:SI 172) [0 pgprot_kernel+0 S4 A32])) -1 (nil))

(insn 51 50 52 arch/arm/mm/flush.c:49 (set (reg:SI 173)
        (ior:SI (reg:SI 174)
            (const_int 512 [0x200]))) -1 (nil))

(insn 52 51 53 arch/arm/mm/flush.c:49 (set (reg/f:SI 175)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>)) -1 (nil))

(insn 53 52 54 arch/arm/mm/flush.c:49 (set (reg:SI 177)
        (mem/f/c/i:SI (reg/f:SI 175) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 54 53 55 arch/arm/mm/flush.c:49 (set (reg:SI 176)
        (minus:SI (reg/v/f:SI 145 [ page ])
            (reg:SI 177))) -1 (nil))

(insn 55 54 56 arch/arm/mm/flush.c:49 (set (reg:SI 179)
        (ashiftrt:SI (reg:SI 176)
            (const_int 5 [0x5]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 176)
            (const_int 32 [0x20]))
        (nil)))

(insn 56 55 57 arch/arm/mm/flush.c:49 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 12 [0xc]))) -1 (nil))

(insn 57 56 58 arch/arm/mm/flush.c:49 (set (reg:SI 181)
        (ior:SI (reg:SI 173)
            (reg:SI 180))) -1 (nil))

(insn 58 57 59 arch/arm/mm/flush.c:49 (set (reg:SI 0 r0)
        (reg:SI 171)) -1 (nil))

(insn 59 58 60 arch/arm/mm/flush.c:49 (set (reg:SI 1 r1)
        (reg:SI 181)) -1 (nil))

(insn 60 59 61 arch/arm/mm/flush.c:49 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 61 60 0 arch/arm/mm/flush.c:49 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_v7_set_pte_ext") [flags 0x41] <function_decl 0x10e63d00 cpu_v7_set_pte_ext>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

;; to = ((uaddr & 4095) + 4294918144) + (colour << 12);

(insn 62 61 63 arch/arm/mm/flush.c:50 (set (reg:SI 183)
        (ashift:SI (reg/v:SI 146 [ uaddr ])
            (const_int 20 [0x14]))) -1 (nil))

(insn 63 62 64 arch/arm/mm/flush.c:50 (set (reg:SI 182)
        (lshiftrt:SI (reg:SI 183)
            (const_int 20 [0x14]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 146 [ uaddr ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 64 63 65 arch/arm/mm/flush.c:50 (set (reg:SI 184)
        (plus:SI (reg:SI 182)
            (const_int -49152 [0xffffffffffff4000]))) -1 (nil))

(insn 65 64 66 arch/arm/mm/flush.c:50 (set (reg:SI 185)
        (ashift:SI (reg/v:SI 141 [ colour ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 66 65 0 arch/arm/mm/flush.c:50 (set (reg/v:SI 140 [ to ])
        (plus:SI (reg:SI 184)
            (reg:SI 185))) -1 (nil))

;; flush_tlb_kernel_page (to);

(insn 67 66 68 arch/arm/mm/flush.c:51 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ to ])) -1 (nil))

(call_insn 68 67 0 arch/arm/mm/flush.c:51 (parallel [
            (call (mem:SI (symbol_ref:SI ("flush_tlb_kernel_page") [flags 0x41] <function_decl 0x113b4100 flush_tlb_kernel_page>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

;; cpu_cache.coherent_kern_range (to, to + len);

(insn 69 68 70 arch/arm/mm/flush.c:52 (set (reg/f:SI 186)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 70 69 71 arch/arm/mm/flush.c:52 (set (reg:SI 187)
        (plus:SI (reg/v:SI 140 [ to ])
            (reg/v:SI 149 [ len ]))) -1 (nil))

(insn 71 70 72 arch/arm/mm/flush.c:52 (set (reg/f:SI 188)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 186)
                (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32])) -1 (nil))

(insn 72 71 73 arch/arm/mm/flush.c:52 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ to ])) -1 (nil))

(insn 73 72 74 arch/arm/mm/flush.c:52 (set (reg:SI 1 r1)
        (reg:SI 187)) -1 (nil))

(call_insn 74 73 0 arch/arm/mm/flush.c:52 (parallel [
            (call (mem:SI (reg/f:SI 188) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 5

;; 

(code_label 77 76 78 49 "" [0 uses])

(note 78 77 0 NOTE_INSN_BASIC_BLOCK)

;; addr = (long unsigned int) dst;

(insn 79 78 0 arch/arm/mm/flush.c:136 (set (reg/v:SI 138 [ addr ])
        (reg/v/f:SI 147 [ dst ])) -1 (nil))

;; cpu_cache.coherent_kern_range (addr, len + addr);

(insn 80 79 81 arch/arm/mm/flush.c:140 (set (reg/f:SI 189)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 81 80 82 arch/arm/mm/flush.c:140 (set (reg:SI 190)
        (plus:SI (reg/v:SI 149 [ len ])
            (reg/v:SI 138 [ addr ]))) -1 (nil))

(insn 82 81 83 arch/arm/mm/flush.c:140 (set (reg/f:SI 191)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 189)
                (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32])) -1 (nil))

(insn 83 82 84 arch/arm/mm/flush.c:140 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ addr ])) -1 (nil))

(insn 84 83 85 arch/arm/mm/flush.c:140 (set (reg:SI 1 r1)
        (reg:SI 190)) -1 (nil))

(call_insn 85 84 0 arch/arm/mm/flush.c:140 (parallel [
            (call (mem:SI (reg/f:SI 191) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

;; Generating RTL for gimple basic block 6

;; 

(code_label 86 85 87 48 "" [0 uses])

(note 87 86 0 NOTE_INSN_BASIC_BLOCK)

;; __asm__ __volatile__("" : "memory");

(insn 88 87 0 arch/arm/mm/flush.c:164 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 7736301)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; sp.83 = sp;

(insn 89 88 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.23751 = (struct thread_info *) (sp.83 & 4294959104);

(insn 90 89 91 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 192)
        (and:SI (reg:SI 136 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 91 90 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 137 [ D.23751 ])
        (and:SI (reg:SI 192)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; D.23751->preempt_count = [plus_expr] D.23751->preempt_count + -1;

(insn 92 91 93 arch/arm/mm/flush.c:164 (set (reg:SI 193)
        (mem/s/j:SI (plus:SI (reg/f:SI 137 [ D.23751 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) -1 (nil))

(insn 93 92 94 arch/arm/mm/flush.c:164 (set (reg:SI 194)
        (plus:SI (reg:SI 193)
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 94 93 0 arch/arm/mm/flush.c:164 (set (mem/s/j:SI (plus:SI (reg/f:SI 137 [ D.23751 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 194)) -1 (nil))

;; __asm__ __volatile__("" : "memory");

(insn 95 94 0 arch/arm/mm/flush.c:164 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 7736301)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

;; sp.83 = sp;

(insn 96 95 0 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

;; D.23774 = (const long unsigned int *) &((struct thread_info *) (sp.83 & 4294959104))->flags;

(insn 97 96 98 include/linux/thread_info.h:84 (set (reg:SI 195)
        (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 98 97 0 include/linux/thread_info.h:84 (set (reg/f:SI 133 [ D.23774 ])
        (and:SI (reg:SI 195)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

;; D.23769 ={v} *D.23774;

(insn 99 98 0 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 134 [ D.23769 ])
        (mem/v:SI (reg/f:SI 133 [ D.23774 ]) [0 S4 A32])) -1 (nil))

;; if ((int) (D.23769 >> 1) & 1 != 0)

(insn 100 99 101 arch/arm/mm/flush.c:164 (set (reg:SI 196)
        (and:SI (reg:SI 134 [ D.23769 ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 101 100 102 arch/arm/mm/flush.c:164 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 102 101 0 arch/arm/mm/flush.c:164 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 0)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))

;; Generating RTL for gimple basic block 7

;; preempt_schedule (); [tail call]

(call_insn/j 104 103 105 7 arch/arm/mm/flush.c:164 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("preempt_schedule") [flags 0x41] <function_decl 0x10aa7a00 preempt_schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (nil))

(barrier 105 104 0)

;; Generating RTL for gimple basic block 8

;; 

(code_label 106 105 107 50 "" [0 uses])

(note 107 106 0 NOTE_INSN_BASIC_BLOCK)


;;
;; Full RTL generated for this function:
;;
(note 1 0 9 NOTE_INSN_DELETED)

;; Start of basic block ( 0) -> 2
;; Pred edge  ENTRY [100.0%]  (fallthru)
(note 9 1 2 2 [bb 2] NOTE_INSN_BASIC_BLOCK)

(insn 2 9 3 2 arch/arm/mm/flush.c:157 (set (reg/v/f:SI 144 [ vma ])
        (reg:SI 0 r0 [ vma ])) -1 (nil))

(insn 3 2 4 2 arch/arm/mm/flush.c:157 (set (reg/v/f:SI 145 [ page ])
        (reg:SI 1 r1 [ page ])) -1 (nil))

(insn 4 3 5 2 arch/arm/mm/flush.c:157 (set (reg/v:SI 146 [ uaddr ])
        (reg:SI 2 r2 [ uaddr ])) -1 (nil))

(insn 5 4 6 2 arch/arm/mm/flush.c:157 (set (reg/v/f:SI 147 [ dst ])
        (reg:SI 3 r3 [ dst ])) -1 (nil))

(insn 6 5 7 2 arch/arm/mm/flush.c:157 (set (reg/v/f:SI 148 [ src ])
        (mem/f/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 src+0 S4 A32])) -1 (expr_list:REG_EQUIV (mem/f/c/i:SI (reg/f:SI 128 virtual-incoming-args) [0 src+0 S4 A32])
        (nil)))

(insn 7 6 8 2 arch/arm/mm/flush.c:157 (set (reg/v:SI 149 [ len ])
        (mem/c/i:SI (plus:SI (reg/f:SI 128 virtual-incoming-args)
                (const_int 4 [0x4])) [0 len+0 S4 A32])) -1 (expr_list:REG_EQUIV (mem/c/i:SI (plus:SI (reg/f:SI 128 virtual-incoming-args)
                (const_int 4 [0x4])) [0 len+0 S4 A32])
        (nil)))

(note 8 7 10 2 NOTE_INSN_FUNCTION_BEG)
;; End of basic block 2 -> ( 3)

;; Succ edge  3 [100.0%]  (fallthru)

;; Start of basic block ( 2) -> 3
;; Pred edge  2 [100.0%]  (fallthru)
(note 10 8 11 3 [bb 3] NOTE_INSN_BASIC_BLOCK)

(insn 11 10 12 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 142 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 12 11 13 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 150)
        (and:SI (reg:SI 142 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 13 12 14 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 143 [ D.23671 ])
        (and:SI (reg:SI 150)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 142 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 14 13 15 3 arch/arm/mm/flush.c:159 (set (reg:SI 151)
        (mem/s/j:SI (plus:SI (reg/f:SI 143 [ D.23671 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) -1 (nil))

(insn 15 14 16 3 arch/arm/mm/flush.c:159 (set (reg:SI 152)
        (plus:SI (reg:SI 151)
            (const_int 1 [0x1]))) -1 (nil))

(insn 16 15 17 3 arch/arm/mm/flush.c:159 (set (mem/s/j:SI (plus:SI (reg/f:SI 143 [ D.23671 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 152)) -1 (nil))

(insn 17 16 18 3 arch/arm/mm/flush.c:159 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 7735661)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 18 17 19 3 arch/arm/mm/flush.c:161 (set (reg:SI 153)
        (reg/v/f:SI 147 [ dst ])) -1 (nil))

(insn 19 18 20 3 arch/arm/mm/flush.c:161 (set (reg:SI 154)
        (reg/v/f:SI 148 [ src ])) -1 (nil))

(insn 20 19 21 3 arch/arm/mm/flush.c:161 (set (reg:SI 155)
        (reg/v:SI 149 [ len ])) -1 (nil))

(insn 21 20 22 3 arch/arm/mm/flush.c:161 (set (reg:SI 0 r0)
        (reg:SI 153)) -1 (nil))

(insn 22 21 23 3 arch/arm/mm/flush.c:161 (set (reg:SI 1 r1)
        (reg:SI 154)) -1 (nil))

(insn 23 22 24 3 arch/arm/mm/flush.c:161 (set (reg:SI 2 r2)
        (reg:SI 155)) -1 (nil))

(call_insn 24 23 25 3 arch/arm/mm/flush.c:161 (parallel [
            (set (reg:SI 0 r0)
                (call (mem:SI (symbol_ref:SI ("memcpy") [flags 0x41] <function_decl 0x113faf00 memcpy>) [0 S4 A32])
                    (const_int 0 [0x0])))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (expr_list:REG_EH_REGION (const_int 0 [0x0])
        (nil))
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 25 24 26 3 arch/arm/mm/flush.c:161 (set (reg:SI 156)
        (reg:SI 0 r0)) -1 (nil))

(insn 26 25 27 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg/f:SI 157)
        (symbol_ref:SI ("cacheid") [flags 0xc0] <var_decl 0x1117bc00 cacheid>)) -1 (nil))

(insn 27 26 28 3 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 139 [ cacheid.266 ])
        (mem/c/i:SI (reg/f:SI 157) [0 cacheid+0 S4 A32])) -1 (nil))

(insn 28 27 29 3 arch/arm/mm/flush.c:135 (set (reg:SI 159)
        (mem/s/j:SI (plus:SI (reg/v/f:SI 144 [ vma ])
                (const_int 24 [0x18])) [0 <variable>.vm_flags+0 S4 A32])) -1 (nil))

(insn 29 28 30 3 arch/arm/mm/flush.c:135 (set (reg:SI 158)
        (and:SI (reg:SI 159)
            (const_int 4 [0x4]))) -1 (nil))

(insn 30 29 31 3 arch/arm/mm/flush.c:135 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 158)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 31 30 32 3 arch/arm/mm/flush.c:135 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 86)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 3 -> ( 4 7)

;; Succ edge  4 [50.0%]  (fallthru)
;; Succ edge  7 [50.0%] 

;; Start of basic block ( 3) -> 4
;; Pred edge  3 [50.0%]  (fallthru)
(note 32 31 33 4 [bb 4] NOTE_INSN_BASIC_BLOCK)

(insn 33 32 34 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:SI 160)
        (and:SI (reg:SI 139 [ cacheid.266 ])
            (const_int 16 [0x10]))) -1 (nil))

(insn 34 33 35 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 160)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 35 34 36 4 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/cachetype.h:52 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 77)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 5000 [0x1388])
        (nil)))
;; End of basic block 4 -> ( 5 6)

;; Succ edge  5 [50.0%]  (fallthru)
;; Succ edge  6 [50.0%] 

;; Start of basic block ( 4) -> 5
;; Pred edge  4 [50.0%]  (fallthru)
(note 36 35 37 5 [bb 5] NOTE_INSN_BASIC_BLOCK)

(insn 37 36 38 5 arch/arm/mm/flush.c:45 (set (reg:SI 162)
        (ashift:SI (reg/v:SI 146 [ uaddr ])
            (const_int 18 [0x12]))) -1 (nil))

(insn 38 37 39 5 arch/arm/mm/flush.c:45 (set (reg:SI 161)
        (lshiftrt:SI (reg:SI 162)
            (const_int 18 [0x12]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 146 [ uaddr ])
            (const_int 16383 [0x3fff]))
        (nil)))

(insn 39 38 40 5 arch/arm/mm/flush.c:45 (set (reg/v:SI 141 [ colour ])
        (lshiftrt:SI (reg:SI 161)
            (const_int 12 [0xc]))) -1 (nil))

(insn 40 39 41 5 arch/arm/mm/flush.c:49 (set (reg/f:SI 164)
        (symbol_ref:SI ("top_pmd") [flags 0xc0] <var_decl 0x113ab5a0 top_pmd>)) -1 (nil))

(insn 41 40 42 5 arch/arm/mm/flush.c:49 (set (reg/f:SI 163)
        (mem/f/c/i:SI (reg/f:SI 164) [0 top_pmd+0 S4 A32])) -1 (nil))

(insn 42 41 43 5 arch/arm/mm/flush.c:49 (set (reg:SI 166)
        (mem:SI (reg/f:SI 163) [0 S4 A32])) -1 (nil))

(insn 43 42 44 5 arch/arm/mm/flush.c:49 (set (reg:SI 167)
        (and:SI (reg:SI 166)
            (const_int -4081 [0xfffffffffffff00f]))) -1 (nil))

(insn 44 43 45 5 arch/arm/mm/flush.c:49 (set (reg:SI 165)
        (and:SI (reg:SI 167)
            (const_int -16 [0xfffffffffffffff0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 166)
            (const_int -4096 [0xfffffffffffff000]))
        (nil)))

(insn 45 44 46 5 arch/arm/mm/flush.c:49 (set (reg:SI 168)
        (plus:SI (reg:SI 165)
            (const_int -1073741824 [0xffffffffc0000000]))) -1 (nil))

(insn 46 45 47 5 arch/arm/mm/flush.c:49 (set (reg:SI 169)
        (plus:SI (reg/v:SI 141 [ colour ])
            (const_int 500 [0x1f4]))) -1 (nil))

(insn 47 46 48 5 arch/arm/mm/flush.c:49 (set (reg:SI 170)
        (ashift:SI (reg:SI 169)
            (const_int 2 [0x2]))) -1 (nil))

(insn 48 47 49 5 arch/arm/mm/flush.c:49 (set (reg:SI 171)
        (plus:SI (reg:SI 168)
            (reg:SI 170))) -1 (nil))

(insn 49 48 50 5 arch/arm/mm/flush.c:49 (set (reg/f:SI 172)
        (symbol_ref:SI ("pgprot_kernel") [flags 0xc0] <var_decl 0x10e730c0 pgprot_kernel>)) -1 (nil))

(insn 50 49 51 5 arch/arm/mm/flush.c:49 (set (reg:SI 174)
        (mem/c/i:SI (reg/f:SI 172) [0 pgprot_kernel+0 S4 A32])) -1 (nil))

(insn 51 50 52 5 arch/arm/mm/flush.c:49 (set (reg:SI 173)
        (ior:SI (reg:SI 174)
            (const_int 512 [0x200]))) -1 (nil))

(insn 52 51 53 5 arch/arm/mm/flush.c:49 (set (reg/f:SI 175)
        (symbol_ref:SI ("mem_map") [flags 0xc0] <var_decl 0x10c2a9c0 mem_map>)) -1 (nil))

(insn 53 52 54 5 arch/arm/mm/flush.c:49 (set (reg:SI 177)
        (mem/f/c/i:SI (reg/f:SI 175) [0 mem_map+0 S4 A32])) -1 (nil))

(insn 54 53 55 5 arch/arm/mm/flush.c:49 (set (reg:SI 176)
        (minus:SI (reg/v/f:SI 145 [ page ])
            (reg:SI 177))) -1 (nil))

(insn 55 54 56 5 arch/arm/mm/flush.c:49 (set (reg:SI 179)
        (ashiftrt:SI (reg:SI 176)
            (const_int 5 [0x5]))) -1 (expr_list:REG_EQUAL (div:SI (reg:SI 176)
            (const_int 32 [0x20]))
        (nil)))

(insn 56 55 57 5 arch/arm/mm/flush.c:49 (set (reg:SI 180)
        (ashift:SI (reg:SI 179)
            (const_int 12 [0xc]))) -1 (nil))

(insn 57 56 58 5 arch/arm/mm/flush.c:49 (set (reg:SI 181)
        (ior:SI (reg:SI 173)
            (reg:SI 180))) -1 (nil))

(insn 58 57 59 5 arch/arm/mm/flush.c:49 (set (reg:SI 0 r0)
        (reg:SI 171)) -1 (nil))

(insn 59 58 60 5 arch/arm/mm/flush.c:49 (set (reg:SI 1 r1)
        (reg:SI 181)) -1 (nil))

(insn 60 59 61 5 arch/arm/mm/flush.c:49 (set (reg:SI 2 r2)
        (const_int 0 [0x0])) -1 (nil))

(call_insn 61 60 62 5 arch/arm/mm/flush.c:49 (parallel [
            (call (mem:SI (symbol_ref:SI ("cpu_v7_set_pte_ext") [flags 0x41] <function_decl 0x10e63d00 cpu_v7_set_pte_ext>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 2 r2))
        (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
            (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
                (nil)))))

(insn 62 61 63 5 arch/arm/mm/flush.c:50 (set (reg:SI 183)
        (ashift:SI (reg/v:SI 146 [ uaddr ])
            (const_int 20 [0x14]))) -1 (nil))

(insn 63 62 64 5 arch/arm/mm/flush.c:50 (set (reg:SI 182)
        (lshiftrt:SI (reg:SI 183)
            (const_int 20 [0x14]))) -1 (expr_list:REG_EQUAL (and:SI (reg/v:SI 146 [ uaddr ])
            (const_int 4095 [0xfff]))
        (nil)))

(insn 64 63 65 5 arch/arm/mm/flush.c:50 (set (reg:SI 184)
        (plus:SI (reg:SI 182)
            (const_int -49152 [0xffffffffffff4000]))) -1 (nil))

(insn 65 64 66 5 arch/arm/mm/flush.c:50 (set (reg:SI 185)
        (ashift:SI (reg/v:SI 141 [ colour ])
            (const_int 12 [0xc]))) -1 (nil))

(insn 66 65 67 5 arch/arm/mm/flush.c:50 (set (reg/v:SI 140 [ to ])
        (plus:SI (reg:SI 184)
            (reg:SI 185))) -1 (nil))

(insn 67 66 68 5 arch/arm/mm/flush.c:51 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ to ])) -1 (nil))

(call_insn 68 67 69 5 arch/arm/mm/flush.c:51 (parallel [
            (call (mem:SI (symbol_ref:SI ("flush_tlb_kernel_page") [flags 0x41] <function_decl 0x113b4100 flush_tlb_kernel_page>) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
        (nil)))

(insn 69 68 70 5 arch/arm/mm/flush.c:52 (set (reg/f:SI 186)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 70 69 71 5 arch/arm/mm/flush.c:52 (set (reg:SI 187)
        (plus:SI (reg/v:SI 140 [ to ])
            (reg/v:SI 149 [ len ]))) -1 (nil))

(insn 71 70 72 5 arch/arm/mm/flush.c:52 (set (reg/f:SI 188)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 186)
                (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32])) -1 (nil))

(insn 72 71 73 5 arch/arm/mm/flush.c:52 (set (reg:SI 0 r0)
        (reg/v:SI 140 [ to ])) -1 (nil))

(insn 73 72 74 5 arch/arm/mm/flush.c:52 (set (reg:SI 1 r1)
        (reg:SI 187)) -1 (nil))

(call_insn 74 73 75 5 arch/arm/mm/flush.c:52 (parallel [
            (call (mem:SI (reg/f:SI 188) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))

(jump_insn 75 74 76 5 arch/arm/mm/flush.c:52 (set (pc)
        (label_ref 86)) -1 (nil))
;; End of basic block 5 -> ( 7)

;; Succ edge  7 [100.0%] 

(barrier 76 75 77)

;; Start of basic block ( 4) -> 6
;; Pred edge  4 [50.0%] 
(code_label 77 76 78 6 49 "" [1 uses])

(note 78 77 79 6 [bb 6] NOTE_INSN_BASIC_BLOCK)

(insn 79 78 80 6 arch/arm/mm/flush.c:136 (set (reg/v:SI 138 [ addr ])
        (reg/v/f:SI 147 [ dst ])) -1 (nil))

(insn 80 79 81 6 arch/arm/mm/flush.c:140 (set (reg/f:SI 189)
        (symbol_ref:SI ("cpu_cache") [flags 0xc0] <var_decl 0x111944e0 cpu_cache>)) -1 (nil))

(insn 81 80 82 6 arch/arm/mm/flush.c:140 (set (reg:SI 190)
        (plus:SI (reg/v:SI 149 [ len ])
            (reg/v:SI 138 [ addr ]))) -1 (nil))

(insn 82 81 83 6 arch/arm/mm/flush.c:140 (set (reg/f:SI 191)
        (mem/s/f/j/c:SI (plus:SI (reg/f:SI 189)
                (const_int 16 [0x10])) [0 cpu_cache.coherent_kern_range+0 S4 A32])) -1 (nil))

(insn 83 82 84 6 arch/arm/mm/flush.c:140 (set (reg:SI 0 r0)
        (reg/v:SI 138 [ addr ])) -1 (nil))

(insn 84 83 85 6 arch/arm/mm/flush.c:140 (set (reg:SI 1 r1)
        (reg:SI 190)) -1 (nil))

(call_insn 85 84 86 6 arch/arm/mm/flush.c:140 (parallel [
            (call (mem:SI (reg/f:SI 191) [0 S4 A32])
                (const_int 0 [0x0]))
            (use (const_int 0 [0x0]))
            (clobber (reg:SI 14 lr))
        ]) -1 (nil)
    (expr_list:REG_DEP_TRUE (use (reg:SI 1 r1))
        (expr_list:REG_DEP_TRUE (use (reg:SI 0 r0))
            (nil))))
;; End of basic block 6 -> ( 7)

;; Succ edge  7 [100.0%]  (fallthru)

;; Start of basic block ( 3 5 6) -> 7
;; Pred edge  3 [50.0%] 
;; Pred edge  5 [100.0%] 
;; Pred edge  6 [100.0%]  (fallthru)
(code_label 86 85 87 7 48 "" [2 uses])

(note 87 86 88 7 [bb 7] NOTE_INSN_BASIC_BLOCK)

(insn 88 87 89 7 arch/arm/mm/flush.c:164 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 7736301)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 89 88 90 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 136 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 90 89 91 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 192)
        (and:SI (reg:SI 136 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 91 90 92 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg/f:SI 137 [ D.23751 ])
        (and:SI (reg:SI 192)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 136 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 92 91 93 7 arch/arm/mm/flush.c:164 (set (reg:SI 193)
        (mem/s/j:SI (plus:SI (reg/f:SI 137 [ D.23751 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])) -1 (nil))

(insn 93 92 94 7 arch/arm/mm/flush.c:164 (set (reg:SI 194)
        (plus:SI (reg:SI 193)
            (const_int -1 [0xffffffffffffffff]))) -1 (nil))

(insn 94 93 95 7 arch/arm/mm/flush.c:164 (set (mem/s/j:SI (plus:SI (reg/f:SI 137 [ D.23751 ])
                (const_int 4 [0x4])) [0 <variable>.preempt_count+0 S4 A32])
        (reg:SI 194)) -1 (nil))

(insn 95 94 96 7 arch/arm/mm/flush.c:164 (parallel [
            (asm_operands/v ("") ("") 0 []
                 [] 7736301)
            (clobber (mem:BLK (scratch) [0 A8]))
        ]) -1 (nil))

(insn 96 95 97 7 /Volumes/Jenkins/tf101-kernel-tegra/arch/arm/include/asm/thread_info.h:97 (set (reg:SI 135 [ sp.83 ])
        (reg/v:SI 13 sp [ sp ])) -1 (nil))

(insn 97 96 98 7 include/linux/thread_info.h:84 (set (reg:SI 195)
        (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8129 [0xffffffffffffe03f]))) -1 (nil))

(insn 98 97 99 7 include/linux/thread_info.h:84 (set (reg/f:SI 133 [ D.23774 ])
        (and:SI (reg:SI 195)
            (const_int -64 [0xffffffffffffffc0]))) -1 (expr_list:REG_EQUAL (and:SI (reg:SI 135 [ sp.83 ])
            (const_int -8192 [0xffffffffffffe000]))
        (nil)))

(insn 99 98 100 7 include/asm-generic/bitops/non-atomic.h:105 (set (reg:SI 134 [ D.23769 ])
        (mem/v:SI (reg/f:SI 133 [ D.23774 ]) [0 S4 A32])) -1 (nil))

(insn 100 99 101 7 arch/arm/mm/flush.c:164 (set (reg:SI 196)
        (and:SI (reg:SI 134 [ D.23769 ])
            (const_int 2 [0x2]))) -1 (nil))

(insn 101 100 102 7 arch/arm/mm/flush.c:164 (set (reg:CC 24 cc)
        (compare:CC (reg:SI 196)
            (const_int 0 [0x0]))) -1 (nil))

(jump_insn 102 101 103 7 arch/arm/mm/flush.c:164 (set (pc)
        (if_then_else (eq (reg:CC 24 cc)
                (const_int 0 [0x0]))
            (label_ref 106)
            (pc))) -1 (expr_list:REG_BR_PROB (const_int 9996 [0x270c])
        (nil)))
;; End of basic block 7 -> ( 8 9)

;; Succ edge  8 [0.0%]  (fallthru)
;; Succ edge  9 [100.0%] 

;; Start of basic block ( 7) -> 8
;; Pred edge  7 [0.0%]  (fallthru)
(note 103 102 104 8 [bb 8] NOTE_INSN_BASIC_BLOCK)

(call_insn/j 104 103 105 8 arch/arm/mm/flush.c:164 discrim 1 (parallel [
            (call (mem:SI (symbol_ref:SI ("preempt_schedule") [flags 0x41] <function_decl 0x10aa7a00 preempt_schedule>) [0 S4 A32])
                (const_int 0 [0x0]))
            (return)
            (use (const_int 0 [0x0]))
        ]) -1 (nil)
    (nil))
;; End of basic block 8 -> ( 1)

;; Succ edge  EXIT [100.0%]  (ab,sibcall)

(barrier 105 104 106)

;; Start of basic block ( 7) -> 9
;; Pred edge  7 [100.0%] 
(code_label 106 105 107 9 50 "" [1 uses])

(note 107 106 112 9 [bb 9] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 9 -> ( 10)

;; Succ edge  10 [100.0%]  (fallthru)

;; Start of basic block ( 9) -> 10
;; Pred edge  9 [100.0%]  (fallthru)
(note 112 107 109 10 [bb 10] NOTE_INSN_BASIC_BLOCK)

(jump_insn 109 112 110 10 arch/arm/mm/flush.c:166 (set (pc)
        (label_ref 111)) -1 (nil))
;; End of basic block 10 -> ( 12)

;; Succ edge  12 [100.0%] 

(barrier 110 109 108)

;; Start of basic block () -> 11
(code_label 108 110 113 11 47 "" [0 uses])

(note 113 108 111 11 [bb 11] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 11 -> ( 12)

;; Succ edge  12 [100.0%]  (fallthru)

;; Start of basic block ( 10 11) -> 12
;; Pred edge  10 [100.0%] 
;; Pred edge  11 [100.0%]  (fallthru)
(code_label 111 113 114 12 51 "" [1 uses])

(note 114 111 0 12 [bb 12] NOTE_INSN_BASIC_BLOCK)
;; End of basic block 12 -> ( 1)

;; Succ edge  EXIT [100.0%]  (fallthru)

