// Seed: 421213703
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  output wire id_8;
  input wire id_7;
  inout logic [7:0] id_6;
  module_0 modCall_1 (
      id_8,
      id_7
  );
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output logic [7:0] id_2;
  output wire id_1;
  wire id_9;
  assign id_9 = id_3;
  logic id_10;
  assign id_2[1] = id_7;
  wire id_11;
  wire [-1 : -1] id_12;
  assign id_2[-1] = 1 ? ~id_5 : 1 ? id_5 : id_5;
endmodule
