{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1521978096222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1521978096222 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 25 19:41:36 2018 " "Processing started: Sun Mar 25 19:41:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1521978096222 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1521978096222 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FlawDetector -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off FlawDetector -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1521978096222 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1521978096637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad5243.v 1 1 " "Found 1 design units, including 1 entities, in source file ad5243.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD5243 " "Found entity 1: AD5243" {  } { { "AD5243.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/AD5243.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "sys_pll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/sys_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TOP.v(103) " "Verilog HDL information at TOP.v(103): always construct contains both blocking and non-blocking assignments" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 103 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1521978096729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file pulse_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/pulse_gen.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "protect.v 1 1 " "Found 1 design units, including 1 entities, in source file protect.v" { { "Info" "ISGN_ENTITY_NAME" "1 protect " "Found entity 1: protect" {  } { { "protect.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/protect.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2ccom.v 1 1 " "Found 1 design units, including 1 entities, in source file i2ccom.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2CCOM " "Found entity 1: I2CCOM" {  } { { "I2CCOM.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/I2CCOM.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096746 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "filter.v 1 1 " "Found 1 design units, including 1 entities, in source file filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "Filter.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Filter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file fifo_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ctrl " "Found entity 1: FIFO_ctrl" {  } { { "FIFO_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/FIFO_ctrl.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096753 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "Electromagnetic_Acoustic.v(320) " "Verilog HDL Module Instantiation warning at Electromagnetic_Acoustic.v(320): ignored dangling comma in List of Port Connections" {  } { { "Electromagnetic_Acoustic.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 320 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1521978096774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "electromagnetic_acoustic.v 1 1 " "Found 1 design units, including 1 entities, in source file electromagnetic_acoustic.v" { { "Info" "ISGN_ENTITY_NAME" "1 Electromagnetic_Acoustic " "Found entity 1: Electromagnetic_Acoustic" {  } { { "Electromagnetic_Acoustic.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "coder.v 1 1 " "Found 1 design units, including 1 entities, in source file coder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Coder " "Found entity 1: Coder" {  } { { "Coder.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Coder.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096786 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "burst_syn_ctrl.v(43) " "Verilog HDL information at burst_syn_ctrl.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "burst_syn_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/burst_syn_ctrl.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1521978096795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "burst_syn_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file burst_syn_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_syn_ctrl " "Found entity 1: burst_syn_ctrl" {  } { { "burst_syn_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/burst_syn_ctrl.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adg715.v 1 1 " "Found 1 design units, including 1 entities, in source file adg715.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADG715 " "Found entity 1: ADG715" {  } { { "ADG715.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/ADG715.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad5322.v 1 1 " "Found 1 design units, including 1 entities, in source file ad5322.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD5322 " "Found entity 1: AD5322" {  } { { "AD5322.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/AD5322.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file ad_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD_clk_gen " "Found entity 1: AD_clk_gen" {  } { { "AD_clk_gen.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/AD_clk_gen.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ad5243_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file ad5243_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 AD5243_I2C " "Found entity 1: AD5243_I2C" {  } { { "AD5243_I2C.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/AD5243_I2C.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "discharge.v 1 1 " "Found 1 design units, including 1 entities, in source file discharge.v" { { "Info" "ISGN_ENTITY_NAME" "1 discharge " "Found entity 1: discharge" {  } { { "discharge.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/discharge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/buzzer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978096834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978096834 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "HV_SCL_r AD5243.v(113) " "Verilog HDL Implicit Net warning at AD5243.v(113): created implicit net for \"HV_SCL_r\"" {  } { { "AD5243.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/AD5243.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978096851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SDA_ASW_r Filter.v(167) " "Verilog HDL Implicit Net warning at Filter.v(167): created implicit net for \"SDA_ASW_r\"" {  } { { "Filter.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Filter.v" 167 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978096851 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "SCL_ASW_r Filter.v(168) " "Verilog HDL Implicit Net warning at Filter.v(168): created implicit net for \"SCL_ASW_r\"" {  } { { "Filter.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Filter.v" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978096851 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1521978099672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:sys_pll " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:sys_pll\"" {  } { { "TOP.v" "sys_pll" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll sys_pll:sys_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"sys_pll:sys_pll\|altpll:altpll_component\"" {  } { { "sys_pll.v" "altpll_component" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/sys_pll.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099719 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:sys_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"sys_pll:sys_pll\|altpll:altpll_component\"" {  } { { "sys_pll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/sys_pll.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:sys_pll\|altpll:altpll_component " "Instantiated megafunction \"sys_pll:sys_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 1389 " "Parameter \"clk1_phase_shift\" = \"1389\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=sys_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=sys_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099750 ""}  } { { "sys_pll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/sys_pll.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1521978099750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sys_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sys_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_altpll " "Found entity 1: sys_pll_altpll" {  } { { "db/sys_pll_altpll.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sys_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978099813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978099813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_altpll sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated " "Elaborating entity \"sys_pll_altpll\" for hierarchy \"sys_pll:sys_pll\|altpll:altpll_component\|sys_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "e:/chou/quartus/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Electromagnetic_Acoustic Electromagnetic_Acoustic:Electromagnetic_Acoustic " "Elaborating entity \"Electromagnetic_Acoustic\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\"" {  } { { "TOP.v" "Electromagnetic_Acoustic" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099829 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PositionClear_n Electromagnetic_Acoustic.v(137) " "Verilog HDL or VHDL warning at Electromagnetic_Acoustic.v(137): object \"PositionClear_n\" assigned a value but never read" {  } { { "Electromagnetic_Acoustic.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521978099844 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "burst_syn_ctrl Electromagnetic_Acoustic:Electromagnetic_Acoustic\|burst_syn_ctrl:burst_syn_ctrl " "Elaborating entity \"burst_syn_ctrl\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|burst_syn_ctrl:burst_syn_ctrl\"" {  } { { "Electromagnetic_Acoustic.v" "burst_syn_ctrl" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulse_gen Electromagnetic_Acoustic:Electromagnetic_Acoustic\|pulse_gen:pulse_gen " "Elaborating entity \"pulse_gen\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|pulse_gen:pulse_gen\"" {  } { { "Electromagnetic_Acoustic.v" "pulse_gen" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "discharge Electromagnetic_Acoustic:Electromagnetic_Acoustic\|discharge:discharge " "Elaborating entity \"discharge\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|discharge:discharge\"" {  } { { "Electromagnetic_Acoustic.v" "discharge" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD5243 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5243:AD5243 " "Elaborating entity \"AD5243\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5243:AD5243\"" {  } { { "Electromagnetic_Acoustic.v" "AD5243" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 340 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD5243_I2C Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5243:AD5243\|AD5243_I2C:AD5243_I2C " "Elaborating entity \"AD5243_I2C\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5243:AD5243\|AD5243_I2C:AD5243_I2C\"" {  } { { "AD5243.v" "AD5243_I2C" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/AD5243.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "protect Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:protect " "Elaborating entity \"protect\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|protect:protect\"" {  } { { "Electromagnetic_Acoustic.v" "protect" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099891 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "MosProtect_en protect.v(45) " "Verilog HDL or VHDL warning at protect.v(45): object \"MosProtect_en\" assigned a value but never read" {  } { { "protect.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/protect.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521978099891 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|protect:protect"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HVProtect_en protect.v(145) " "Verilog HDL or VHDL warning at protect.v(145): object \"HVProtect_en\" assigned a value but never read" {  } { { "protect.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/protect.v" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521978099891 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|protect:protect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer Electromagnetic_Acoustic:Electromagnetic_Acoustic\|buzzer:buzzer " "Elaborating entity \"buzzer\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|buzzer:buzzer\"" {  } { { "Electromagnetic_Acoustic.v" "buzzer" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter " "Elaborating entity \"Filter\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter\"" {  } { { "Electromagnetic_Acoustic.v" "Filter" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADG715 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter\|ADG715:ADG715 " "Elaborating entity \"ADG715\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter\|ADG715:ADG715\"" {  } { { "Filter.v" "ADG715" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Filter.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2CCOM Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter\|ADG715:ADG715\|I2CCOM:I2CCOM " "Elaborating entity \"I2CCOM\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter\|ADG715:ADG715\|I2CCOM:I2CCOM\"" {  } { { "ADG715.v" "I2CCOM" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/ADG715.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD5322 Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5322:AD5322 " "Elaborating entity \"AD5322\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD5322:AD5322\"" {  } { { "Electromagnetic_Acoustic.v" "AD5322" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AD_clk_gen Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD_clk_gen:AD_clk_gen " "Elaborating entity \"AD_clk_gen\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|AD_clk_gen:AD_clk_gen\"" {  } { { "Electromagnetic_Acoustic.v" "AD_clk_gen" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO_ctrl Electromagnetic_Acoustic:Electromagnetic_Acoustic\|FIFO_ctrl:FIFO_ctrl " "Elaborating entity \"FIFO_ctrl\" for hierarchy \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|FIFO_ctrl:FIFO_ctrl\"" {  } { { "Electromagnetic_Acoustic.v" "FIFO_ctrl" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/Electromagnetic_Acoustic.v" 456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1521978099938 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cnt FIFO_ctrl.v(141) " "Verilog HDL or VHDL warning at FIFO_ctrl.v(141): object \"cnt\" assigned a value but never read" {  } { { "FIFO_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/FIFO_ctrl.v" 141 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1521978099938 "|TOP|Electromagnetic_Acoustic:Electromagnetic_Acoustic|FIFO_ctrl:FIFO_ctrl"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_9541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_9541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_9541 " "Found entity 1: sld_ela_trigger_flow_sel_9541" {  } { { "db/sld_ela_trigger_flow_sel_9541.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sld_ela_trigger_flow_sel_9541.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978101379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978101379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_flawdetector_auto_signaltap_0_flow_mgr_e982.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_flawdetector_auto_signaltap_0_flow_mgr_e982.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_FlawDetector_auto_signaltap_0_flow_mgr_e982 " "Found entity 1: sld_reserved_FlawDetector_auto_signaltap_0_flow_mgr_e982" {  } { { "db/sld_reserved_flawdetector_auto_signaltap_0_flow_mgr_e982.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/sld_reserved_flawdetector_auto_signaltap_0_flow_mgr_e982.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978101395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978101395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9024.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9024.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9024 " "Found entity 1: altsyncram_9024" {  } { { "db/altsyncram_9024.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/altsyncram_9024.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978101932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978101932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_krc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_krc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_krc " "Found entity 1: mux_krc" {  } { { "db/mux_krc.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/mux_krc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978102166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978102166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978102275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978102275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ofi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ofi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ofi " "Found entity 1: cntr_ofi" {  } { { "db/cntr_ofi.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/cntr_ofi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978102514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978102514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_kfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_kfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_kfc " "Found entity 1: cmpr_kfc" {  } { { "db/cmpr_kfc.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/cmpr_kfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978102577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978102577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d8j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d8j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d8j " "Found entity 1: cntr_d8j" {  } { { "db/cntr_d8j.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/cntr_d8j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978102749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978102749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7fi " "Found entity 1: cntr_7fi" {  } { { "db/cntr_7fi.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/cntr_7fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978102921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978102921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ifc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ifc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ifc " "Found entity 1: cmpr_ifc" {  } { { "db/cmpr_ifc.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/cmpr_ifc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978102968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978102968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978103124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978103124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1521978103186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1521978103186 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978103343 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter\|ADG715:ADG715\|I2CCOM:I2CCOM\|SDA~synth " "Converted tri-state buffer \"Electromagnetic_Acoustic:Electromagnetic_Acoustic\|Filter:Filter\|ADG715:ADG715\|I2CCOM:I2CCOM\|SDA~synth\" feeding internal logic into a wire" {  } { { "I2CCOM.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/I2CCOM.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1521978104374 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1521978104374 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1521978106827 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "SDA_ASW " "Inserted always-enabled tri-state buffer between \"SDA_ASW\" and its non-tri-state driver." {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 67 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1521978107046 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1521978107046 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FIFO_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/FIFO_ctrl.v" 20 -1 0 } } { "FIFO_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/FIFO_ctrl.v" 24 -1 0 } } { "pulse_gen.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/pulse_gen.v" 21 -1 0 } } { "pulse_gen.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/pulse_gen.v" 25 -1 0 } } { "FIFO_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/FIFO_ctrl.v" 75 -1 0 } } { "FIFO_ctrl.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/FIFO_ctrl.v" 159 -1 0 } } { "I2CCOM.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/I2CCOM.v" 85 -1 0 } } { "AD5243_I2C.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/AD5243_I2C.v" 88 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1521978107093 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1521978107093 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "SDA_ASW~synth " "Node \"SDA_ASW~synth\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 67 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978107593 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1521978107593 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AD_PDWN GND " "Pin \"AD_PDWN\" is stuck at GND" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521978107593 "|TOP|AD_PDWN"} { "Warning" "WMLS_MLS_STUCK_PIN" "AD_DFS GND " "Pin \"AD_DFS\" is stuck at GND" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521978107593 "|TOP|AD_DFS"} { "Warning" "WMLS_MLS_STUCK_PIN" "receive_amp_en VCC " "Pin \"receive_amp_en\" is stuck at VCC" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 71 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521978107593 "|TOP|receive_amp_en"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1521978107593 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_0_ ARM_DATA\[0\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_0_\" driven by bidirectional pin \"ARM_DATA\[0\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_1_ ARM_DATA\[1\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_1_\" driven by bidirectional pin \"ARM_DATA\[1\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_2_ ARM_DATA\[2\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_2_\" driven by bidirectional pin \"ARM_DATA\[2\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_3_ ARM_DATA\[3\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_3_\" driven by bidirectional pin \"ARM_DATA\[3\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_4_ ARM_DATA\[4\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_4_\" driven by bidirectional pin \"ARM_DATA\[4\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_5_ ARM_DATA\[5\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_5_\" driven by bidirectional pin \"ARM_DATA\[5\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_6_ ARM_DATA\[6\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_6_\" driven by bidirectional pin \"ARM_DATA\[6\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_7_ ARM_DATA\[7\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_7_\" driven by bidirectional pin \"ARM_DATA\[7\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_8_ ARM_DATA\[8\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_8_\" driven by bidirectional pin \"ARM_DATA\[8\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_9_ ARM_DATA\[9\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_9_\" driven by bidirectional pin \"ARM_DATA\[9\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_10_ ARM_DATA\[10\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_10_\" driven by bidirectional pin \"ARM_DATA\[10\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_11_ ARM_DATA\[11\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_11_\" driven by bidirectional pin \"ARM_DATA\[11\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_12_ ARM_DATA\[12\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_12_\" driven by bidirectional pin \"ARM_DATA\[12\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_13_ ARM_DATA\[13\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_13_\" driven by bidirectional pin \"ARM_DATA\[13\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_14_ ARM_DATA\[14\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_14_\" driven by bidirectional pin \"ARM_DATA\[14\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.Electromagnetic_Acoustic_ARM_D_15_ ARM_DATA\[15\] " "Output pin \"pre_syn.bp.Electromagnetic_Acoustic_ARM_D_15_\" driven by bidirectional pin \"ARM_DATA\[15\]\" cannot be tri-stated" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 12 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1521978107656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978107843 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "37 " "37 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1521978109078 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "e:/chou/quartus/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1521978109218 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1521978109218 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "e:/chou/quartus/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 942 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 -1 1521978109421 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978109609 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "e:/chou/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "e:/chou/quartus/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1521978110093 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1521978110093 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "e:/chou/quartus/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1521978110156 "|TOP|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1521978110156 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978110281 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/output_files/TOP.map.smsg " "Generated suppressed messages file C:/Users/18846/Desktop/FPGA_FD_V2.020170228/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1521978110609 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 188 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 188 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1521978111468 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1521978111531 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111531 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_DCO " "No output dependent on input pin \"AD_DCO\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 22 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|AD_DCO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AD_OR " "No output dependent on input pin \"AD_OR\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|AD_OR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOV_HIGH_C_P " "No output dependent on input pin \"IOV_HIGH_C_P\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|IOV_HIGH_C_P"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FAULT_L " "No output dependent on input pin \"FAULT_L\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 80 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|FAULT_L"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FAULT_H " "No output dependent on input pin \"FAULT_H\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 81 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|FAULT_H"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DONE_L " "No output dependent on input pin \"DONE_L\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|DONE_L"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "DONE_H " "No output dependent on input pin \"DONE_H\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 83 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|DONE_H"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Temp_ProtectMOS " "No output dependent on input pin \"Temp_ProtectMOS\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|Temp_ProtectMOS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Temp_Protect2 " "No output dependent on input pin \"Temp_Protect2\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|Temp_Protect2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Temp_Protect1 " "No output dependent on input pin \"Temp_Protect1\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|Temp_Protect1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IOV_HIGH_P " "No output dependent on input pin \"IOV_HIGH_P\"" {  } { { "TOP.v" "" { Text "C:/Users/18846/Desktop/FPGA_FD_V2.020170228/TOP.v" 58 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1521978111906 "|TOP|IOV_HIGH_P"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1521978111906 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3245 " "Implemented 3245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "56 " "Implemented 56 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1521978111906 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1521978111906 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1521978111906 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3035 " "Implemented 3035 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1521978111906 ""} { "Info" "ICUT_CUT_TM_RAMS" "93 " "Implemented 93 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1521978111906 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1521978111906 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1521978111906 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "625 " "Peak virtual memory: 625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1521978111953 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 25 19:41:51 2018 " "Processing ended: Sun Mar 25 19:41:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1521978111953 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1521978111953 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1521978111953 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1521978111953 ""}
