/*
 *  Driver for the Elgato 4k60 Pro MK.2 and Elgato 4K Pro HDMI capture cards.
 *
 *  Copyright (c) 2021-2022 Steven Toth <stoth@kernellabs.com>
 *  Modifications Copyright (c) 2025-2026 Nakildias <nakildiaspro@gmail.com>
 *
 *  This program is free software; you can redistribute it and/or modify
 *  it under the terms of the GNU General Public License as published by
 *  the Free Software Foundation; either version 2 of the License, or
 *  (at your option) any later version.
 *
 *  This program is distributed in the hope that it will be useful,
 *  but WITHOUT ANY WARRANTY; without even the implied warranty of
 *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *  GNU General Public License for more details.
 *
 *  You should have received a copy of the GNU General Public License
 *  along with this program; if not, write to the Free Software
 *  Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.
 */

#include <linux/init.h>
#include <linux/list.h>
#include <linux/module.h>
#include <linux/moduleparam.h>
#include <linux/kmod.h>
#include <linux/kernel.h>
#include <linux/slab.h>
#include <linux/interrupt.h>
#include <linux/delay.h>
#include <linux/pci.h>
#include <linux/i2c.h>
#include <linux/i2c-algo-bit.h>
#include <linux/kdev_t.h>
#include <linux/version.h>
#include <linux/mutex.h>
#include <linux/kthread.h>
#include <linux/workqueue.h>
#include <linux/freezer.h>
#include <linux/v4l2-dv-timings.h>
#include <media/v4l2-device.h>
#include <media/v4l2-fh.h>
#include <media/v4l2-ctrls.h>
#include <media/v4l2-common.h>
#include <media/v4l2-ioctl.h>
#include <media/v4l2-event.h>
#if LINUX_VERSION_CODE <= KERNEL_VERSION(4,0,0)
#else
#include <media/v4l2-device.h>
#include <media/v4l2-fh.h>
#include <media/videobuf2-v4l2.h>
#include <media/videobuf2-dma-sg.h>
#endif
#include <media/tuner.h>
#include <media/tveeprom.h>
#include <media/videobuf2-vmalloc.h>
#include <media/rc-core.h>
#include <sound/core.h>
#include <sound/pcm.h>
#include <sound/pcm_params.h>
#include <sound/control.h>
#include <sound/initval.h>
#if LINUX_VERSION_CODE >= KERNEL_VERSION(2, 6, 19)
#include <sound/tlv.h>
#endif
#ifdef CONFIG_PROC_FS
#include <linux/proc_fs.h>
#include <linux/seq_file.h>
#endif

#include "sc0710-reg.h"
#include "sc0710-version.h"

#define SC0710_VERSION_CODE KERNEL_VERSION(1, 0, 0)
#define SC0710_DRV_VERSION SC0710_DRV_VERSION_STRING

/* Global debug mode - extern declaration for use in all source files */
extern unsigned int sc0710_debug_mode;
extern unsigned int procedural_timings;
extern unsigned int dma_resync_validate_frames;
extern unsigned int dma_resync_tear_streak_required;
extern unsigned int dma_resync_max_tear_retries;
extern unsigned int refresh_rate_resync_passes;
extern unsigned int refresh_rate_resync_delay_ms;

/* EDID profile to present to the HDMI source (edid= module param); empty = factory default. */
extern char *sc0710_edid_profile;

/* Zero-copy capture (zero_copy= module param, load-time only): DMA directly
 * into the single streaming client's buffers. */
extern unsigned int zero_copy;

/* Zero-copy scratch split (zc_split= module param, load-time only):
 * descriptors per video chain; 0 = keep the default 4 MiB segmenting. */
extern unsigned int zc_split;

#define SC0710_MAX_CHANNELS 2

/* A chain contains 1..SC0710_MAX_CHAIN_DESCRIPTORS descriptors,
 * multiple DMA allocations and multiple descriptors to
 * target the buffer pieces.
 */
#define SC0710_MAX_CHANNEL_DESCRIPTOR_CHAINS 4
#define SC0710_MAX_CHAIN_DESCRIPTORS 32

#define UNSET (-1U)

#define SC0710_MAXBOARDS 8

#define VBUF_TIMEOUT (HZ)

/* Max number of inputs by card */
#define MAX_SC0710_INPUT 8
#define INPUT(nr) (&sc0710_boards[dev->board].input[nr])

#define SC0710_BOARD_NOAUTO              UNSET
#define SC0710_BOARD_UNKNOWN             0
#define SC0710_BOARD_ELGATEO_4KP60_MK2   1
#define SC0710_BOARD_ELGATEO_4KP         2
#define SC0710_BOARD_ELGATO_HD60_PRO     3

enum sc0710_timing_mode {
	TIMING_MODE_MERGE = 0,           /* Use static match + dynamic fallback */
	TIMING_MODE_PROCEDURAL_ONLY = 1, /* Dynamic/procedural fallback only */
	TIMING_MODE_STATIC_ONLY = 2,     /* Static timing table only */
};

/* EDID source presented to the HDMI input (MCU state on both boards; the
 * internal slot is the 4K Pro's EEPROM image or the MK.2's MCU-served
 * internal EDID) */
enum sc0710_edid_source {
	SC0710_EDID_SOURCE_INTERNAL = 0, /* The card's own EDID */
	SC0710_EDID_SOURCE_DISPLAY  = 1, /* Pass the OUT monitor's EDID through */
	SC0710_EDID_SOURCE_MERGED   = 2, /* MCU-merged card + monitor capabilities */
};

/* Driver-specific V4L2 control; high offset to stay clear of upstream
 * per-driver CID allocations */
#define SC0710_CID_EDID_SOURCE (V4L2_CID_USER_BASE + 0x9000)

struct sc0710_board {
	char *name;
	int   bar1_index; /* PCI BAR index for config registers (1 or 5) */
};

struct sc0710_subid {
	u16 subvendor;
	u16 subdevice;
	u32 card;
};

struct sc0710_dev;

struct sc0710_hw_ops {
    /*
     * True only for backends that use the original 0x0710 XDMA active
     * pipeline in sc0710-core.c. A backend with this false must never fall
     * through into pci_set_master(), legacy XDMA allocation or legacy IRQ
     * setup merely because it leaves observational mode.
     */
    bool uses_legacy_xdma_pipeline;

    /*
     * True when an observational backend may expose channel 0 as
     * a software-only V4L2 capture node without active capture.
     */
    bool exposes_passive_video;

	int  (*init)(struct sc0710_dev *dev);
	void (*fini)(struct sc0710_dev *dev);

	/*
	 * Optional complete active bring-up entry for non-legacy backends.
	 * It is never called for observational-only operation or for the
	 * original XDMA pipeline.
	 */
	int  (*active_bringup)(struct sc0710_dev *dev);

	int  (*capture_prepare)(struct sc0710_dev *dev);
	int  (*capture_start)(struct sc0710_dev *dev);
	void (*capture_stop)(struct sc0710_dev *dev);
	int  (*capture_service)(struct sc0710_dev *dev);
};

struct sc0710_things_per_second
{
#if LINUX_VERSION_CODE <= KERNEL_VERSION(4,0,0)
	struct old_timespec32 lastTime;
#else
	u64 lastTime;
#endif
	u64 persecond;
	u64 accumulator;
};

/* buffer for one video frame */
struct sc0710_buffer
{
	/* common v4l buffer stuff -- must be first */
	struct vb2_v4l2_buffer vb;
	struct list_head list;

	/* sc0710 specific */
	const struct sc0710_format *fmt;
	u32 expected_framesize;

	/* Zero-copy: DMA-segment snapshot of the mapped plane, taken at
	 * buf_prepare. zc_nsegs == 0 means the plane is not directly
	 * DMA-addressable (non-zero-copy queue, or mapping failed). */
	u32 zc_nsegs;
	struct {
		dma_addr_t addr;
		u32        len;
	} zc_seg[SC0710_MAX_CHAIN_DESCRIPTORS];
};

struct sc0710_dmaqueue {
	struct list_head   active;
	struct list_head   queued;
	struct timer_list  timeout;
	u32                count;
};

struct sc0710_dma_descriptor
{
	u32 control;
	u32 lengthBytes;
	u32 src_l;
	u32 src_h;
	u32 dst_l;
	u32 dst_h;
	u32 next_l;
	u32 next_h;
} __packed;

enum sc0710_channel_dir_e
{
	CHDIR_INPUT,
	CHDIR_OUTPUT,
};

enum sc0710_channel_type_e
{
	CHTYPE_VIDEO,
	CHTYPE_AUDIO,
};

enum sc0710_channel_state_e
{
	STATE_UNDEFINED = 0,
	STATE_STOPPED,
	STATE_RUNNING
};

/* Take the size of an ideal DMA transfer (say, the size of a 4K image 3840 * 2 * 2160 bytes).
 * Fragment this into 4MB PCI allocations, so for 4K we have:
 * allocsegment = 4 * 1048576 = 4194304
 * 4K = 16588800
 * allocations = 4K / allocsegment
 */
struct sc0710_client;
struct sc0710_buffer;

struct sc0710_dma_descriptor_chain
{
	int enabled;
	int total_transfer_size;

	/* Multiple DMA allocations holding an entire video frame, or audio buffer. */
	u32 numAllocations;
	struct sc0710_dma_descriptor_chain_allocation {
        int                           enabled;
		struct sc0710_dma_descriptor *desc;
		u32                           buf_size; /* PCI allocation size in bytes, of each allocation */
		u64                          *buf_cpu;  /* Virtual address */
		dma_addr_t                    buf_dma;  /* Physical address - accessible to the PCIe endpoint */
		u32                          *wbm[2];   /* Write back metadata where we can monitor descriptor completion */
		u32                          *wbm_cpu;  /* Writeback base; wbm[] picks the active half */
		dma_addr_t                    wbm_dma;  /* Writeback slot base (device) */
	} allocations[SC0710_MAX_CHAIN_DESCRIPTORS];

	/* Zero-copy: non-NULL while the chain's descriptors point at a client's
	 * buffer instead of the coherent scratch allocations above. Written only
	 * under ch->lock. */
	struct sc0710_buffer *target_buf;
	struct sc0710_client *target_client;
	/* Which half of each descriptor's 16-byte writeback area is active;
	 * flipped alongside every chain rewrite (staleness sentinel). */
	u32 wbm_phase;
};

/* Forward declaration for multi-client support */
struct sc0710_fh;

/* Per-file-handle buffer tracking for multi-client support */
struct sc0710_client {
	struct list_head         list;           /* Link in channel's client list */
	struct sc0710_fh        *fh;             /* Owning file handle */
	struct list_head         buffer_list;    /* This client's pending buffers */
	spinlock_t               buffer_lock;    /* Protects buffer_list */
	bool                     streaming;      /* Is this client streaming? */

	/* Resolution the client negotiated at STREAMON time.
	 * Used by dynamic resolution mode to scale frames that arrive
	 * at a different resolution back to what the client expects.
	 */
	u32                      stream_width;
	u32                      stream_height;
	u32                      stream_framesize;

	/* Per-client VB2 queue for multi-app support; q->lock is the node's
	 * ioctl mutex (ch->v4l2_lock), shared by all clients of the channel. */
	struct vb2_queue         vb2_queue;
};

struct sc0710_dma_channel
{
	struct sc0710_dev           *dev;
    u32                          nr;
	u32                          enabled;
	enum sc0710_channel_dir_e    direction;
	enum sc0710_channel_type_e   mediatype;
	enum sc0710_channel_state_e  state;

	/* Multi-client streaming support */
	atomic_t                     streaming_refcount;
	struct list_head             client_list;
	spinlock_t                   client_list_lock;

	/* A single page hold the entire descriptor list for a chain. */
	u32         pt_size; /* PCI allocation size in bytes */
	u64        *pt_cpu;  /* Virtual address */
	dma_addr_t  pt_dma;  /* Physical address - accessible to the PCIe endpoint */

	struct mutex                 lock;
	struct mutex                 v4l2_lock; /* Separate lock for V4L2/VB2 serialization */
	u32                          numDescriptorChains;
	u32                          buf_size;
	struct sc0710_dma_descriptor_chain chains[SC0710_MAX_CHANNEL_DESCRIPTOR_CHAINS];

	/* DMA Controller PCI BAR offsets */
	u32                          register_dma_base;
	u32                          reg_dma_completed_descriptor_count;
	u32                          reg_dma_control;
	u32                          reg_dma_control_w1s;
	u32                          reg_dma_control_w1c;
	u32                          reg_dma_status1;
	u32                          reg_dma_status2;
	u32                          reg_dma_poll_wba_l;
	u32                          reg_dma_poll_wba_h;

	/* SGDMA Channel PCI BAR offsets */
	u32                          register_sg_base;
	u32                          reg_sg_start_l;
	u32                          reg_sg_start_h;
	u32                          reg_sg_adj;
	u32                          reg_sg_credits;

	/* DMA related items we need to track. */
	u32                          sg_total_descriptors;
	u32                          dma_completed_descriptor_count_last;
	unsigned long                dma_last_completion_jiffies;

	/* Statistics */
	struct sc0710_things_per_second bitsPerSecond;
	struct sc0710_things_per_second descPerSecond;
	struct sc0710_things_per_second audioSamplesPerSecond;

	/* Channel 0 */
	/* V4L2 */
	struct video_device          vdev;
	struct vb2_queue             vb2_queue;
	spinlock_t                   slock;

	/* Buffering */
	spinlock_t                   v4l2_capture_list_lock;
	struct list_head             v4l2_capture_list;
	struct timer_list            timeout;
	u32                          videousers;
	u32                          frame_sequence;
	u32                          skip_next_frames;
	u32                          tear_validation_frames_left;
	u32                          tear_streak_count;
	int                          tear_last_line;
	u32                          tear_resync_retries_left;

	/* Zero-copy delivery counters (frames DMA'd straight into a client
	 * buffer vs. delivered through the copy path while zero_copy=1). */
	u64                          zc_frames_direct;
	u64                          zc_frames_copied;

	/* Staleness sentinel: every chain rewrite moves the descriptors'
	 * writeback to the other half of their slots, so a write landing in
	 * the retired half proves the device consumed a pre-rewrite (stale)
	 * descriptor. A trip permanently forces the copy path. */
	bool                         zc_stale_trip;
	u64                          zc_wbm_flips;
	u64                          zc_stale_events;
	u64                          zc_stale_descs;

	/* Channel 1 */
	struct sc0710_audio_dev     *audio_dev;
};

struct sc0710_i2c {
	int nr;
	struct sc0710_dev *dev;

	struct i2c_adapter         i2c_adap;
	struct i2c_client          i2c_client;
	u32                        i2c_rc;
};

/* HDMI EOTF (Electro-Optical Transfer Function) from HDR InfoFrame */
enum sc0710_eotf_e
{
	EOTF_SDR = 0,        /* Traditional SDR gamma (~2.4) */
	EOTF_HDR_PQ = 1,     /* HDR10 / SMPTE ST 2084 */
	EOTF_HDR_HLG = 2,    /* Hybrid Log-Gamma */
	EOTF_UNKNOWN = 255,
};

enum sc0710_colorimetry_e
{
	BT_UNDEFINED = 0,
	BT_601  = 601,
	BT_709  = 709,
	BT_2020 = 2020,
};

enum sc0710_colorspace_e
{
	CS_UNDEFINED = 0,
	CS_YUV_YCRCB_422_420, 
	CS_YUV_YCRCB_444,
	CS_RGB_444,
};

struct sc0710_format
{
	u32   timingH;
	u32   timingV;
	u32   width;
	u32   height;
	u32   interlaced;
	u32   fpsX100;
	u32   fpsnum;
	u32   fpsden;
	u32   depth; /* bits */
	u32   framesize; /* bytes */
	char *name;
	struct v4l2_dv_timings dv_timings;
};

/* A selectable capture pixel format: everything the driver forks on per
 * format lives in this row, so adding a format is one table entry.
 * Packed formats only; a planar format (NV12) needs its own sizing. */
struct sc0710_pixfmt {
	u32  fourcc;
	u32  bpp;         /* Bytes per pixel */
	u32  pipeline_d0; /* BAR0 0xD0 capture-format selector value */
	/* Full-range RGB output: colorimetry reports sRGB (the detected YCbCr
	 * colorimetry does not describe it), and black is all-zero bytes. */
	bool rgb;
	/* The interlaced field weave understands this memory layout. */
	bool weave_ok;
	/* The horizontal-tear detector understands this memory layout. */
	bool tear_ok;
};

extern const struct sc0710_pixfmt sc0710_pixfmts[];
extern const unsigned int sc0710_pixfmts_count;

struct sc0710_audio_dev
{
	struct sc0710_dev         *dev;
	struct snd_pcm_substream  *substream;
	struct  snd_card          *card;
	snd_pcm_uframes_t          buffer_ptr;
	snd_pcm_uframes_t          period_pos;
	bool                       running;
	unsigned long              last_sample_jiffies; /* Last real-sample delivery */
	struct delayed_work        silence_work;
};

struct dentry;

struct sc0710_hd60pro_mailbox_snapshot {
	u16 pci_command;
	u32 mailbox_status;
	u32 irq_status;
	u32 irq_tag;
};

struct sc0710_hd60pro_signal_result {
	bool completed;
	bool signal_value_valid;
	bool late_completion;
	int last_error;
	u8 signal_index;
	u8 signal_value;
	u8 polls;
	u32 last_poll_status;
	u32 response;
	u64 elapsed_ns;
	struct sc0710_hd60pro_mailbox_snapshot before;
	struct sc0710_hd60pro_mailbox_snapshot after;
};

struct sc0710_hd60pro_clear_result {
	bool completed;
	int last_error;
	u64 elapsed_ns;
	struct sc0710_hd60pro_mailbox_snapshot before;
	struct sc0710_hd60pro_mailbox_snapshot after;
};

struct sc0710_hd60pro_i2c_result {
	bool completed;
	bool value_valid;
	bool late_completion;
	int last_error;
	u8 address_8bit;
	u8 reg;
	u8 value;
	u32 polls;
	u32 last_poll_status;
	u32 response;
	u64 elapsed_ns;
	struct sc0710_hd60pro_mailbox_snapshot before;
	struct sc0710_hd60pro_mailbox_snapshot after;
};

enum sc0710_hd60pro_control_phase {
	HD60PRO_CONTROL_IDLE = 0,
	HD60PRO_CONTROL_BOOTSTRAP,
	HD60PRO_CONTROL_RESET,
	HD60PRO_CONTROL_FRONTEND_CONFIG,
	HD60PRO_CONTROL_READY,
	HD60PRO_CONTROL_FAILED,
};

struct sc0710_hd60pro_control_state {
	enum sc0710_hd60pro_control_phase phase;
	int last_error;
};

/*
 * Linux-side semantic bookkeeping for the reconstructed MZ0380 bootstrap.
 *
 * This deliberately does not model the Windows driver's private +0x2044
 * storage location as hardware or MMIO. No bootstrap operation is
 * executable merely because this state exists.
 */
struct sc0710_hd60pro_bootstrap_state {
	bool attempt_consumed;
	bool in_progress;
	bool completed;

	bool mailbox_completed;
	bool late_completion;

	bool before_valid;
	bool after_valid;

	int last_error;

	u32 polls;
	u32 last_poll_status;
	u64 elapsed_ns;

	struct sc0710_hd60pro_mailbox_snapshot before;
	struct sc0710_hd60pro_mailbox_snapshot after;
};

struct sc0710_hd60pro_state {
	struct mutex mailbox_lock;
	struct sc0710_hd60pro_control_state control;
	struct sc0710_hd60pro_bootstrap_state bootstrap;
	bool attempt_consumed;
	bool in_progress;
	struct sc0710_hd60pro_signal_result signal;

	bool clear_attempt_consumed;
	bool clear_in_progress;
	struct sc0710_hd60pro_clear_result clear;

	bool i2c_attempt_consumed;
	bool i2c_in_progress;
	struct sc0710_hd60pro_i2c_result i2c;
};

struct sc0710_dev {
	struct list_head           devlist;

	/* Set at the top of PCI remove. Every file-handle-reachable hardware
	 * path re-checks it after taking its serializing mutex (signalMutex or
	 * kthread_dma_lock) and bails with -ENODEV, so remove can drain
	 * in-flight holders and then tear the hardware down. */
	bool                       disconnected;
	bool						observational_only;
	struct dentry              *hd60pro_debugfs_dir;
	struct sc0710_hd60pro_state hd60pro_state;

	/* board details */
	int                        nr;
	struct mutex               lock;
	unsigned int               board;
	const struct sc0710_hw_ops *hw_ops;
	char                       name[32];

	/* pci stuff */
	struct pci_dev             *pci;
	u16                        pci_command_before_enable;
	bool                       pci_command_before_enable_valid;
	unsigned char              pci_rev, pci_lat;
	u32                        __iomem *lmmio[2];
	u8                         __iomem *bmmio[2];
	u32                        bar1_size; /* Size of config BAR in bytes (for bounds checking) */

	/* A kernel thread to keep the HDMI video frontend alive. */
 	struct task_struct         *kthread_hdmi;
	struct mutex               kthread_hdmi_lock;

	/* A kernel thread that checks the dma descriptors
	 * instead of relying on highly latent interrupts.
	 */
 	struct task_struct         *kthread_dma;
	struct mutex               kthread_dma_lock;

	/* Misc structs */
	struct sc0710_i2c          i2cbus[1];

	/* Anything channel related. */
	struct sc0710_dma_channel  channel[SC0710_MAX_CHANNELS];

	/* Signal format. Its not value to check anything without taking
	 * the mutex.
	 */
	struct mutex               signalMutex;
	u32                        locked;
	u32                        pixelLineH, pixelLineV; /* HDMI line format */
	u32                        width, height;    /* Actual display */
	u32                        interlaced;
	/* Selected V4L2 output format (device-wide, changed only while idle):
	 * a row of sc0710_pixfmts, never NULL; YUYV is the default. */
	const struct sc0710_pixfmt *pixfmt;
	const struct sc0710_format *fmt;
	const struct sc0710_format *last_fmt;  /* Last active format for placeholders */
	/* Fallback for unlisted timings: two slots, alternated on each timing
	 * change, so holders of the previous dynamic fmt (dev->fmt/last_fmt
	 * readers) keep a stable object instead of having it rewritten in
	 * place under them. */
	struct sc0710_format        dynamic_fmt[2];
	char                        dynamic_fmt_name[2][64];
	int                         dynamic_fmt_idx;
	enum sc0710_colorimetry_e  colorimetry;
	enum sc0710_colorspace_e   colorspace;
	enum sc0710_eotf_e         eotf;       /* Detected/forced EOTF for HDR */
	/* Windows CustomAnalogVideoNativeColorDeepProperty:
	 * 0=8-bit prefer, 1=10-bit request, 2=auto (when HDMI HDR).
	 * active_10bit is what the MCU was last programmed with. */
	u32                        color_deep;   /* 0/1/2 preference */
	u32                        active_10bit; /* 0 or 1, applied */
	/* Last notified HDR pipe state (BGR24 deliver + host/hw tonemap). */
	u8                         hdr_pipe_bgr24;
	u8                         hdr_pipe_tonemap;
	u8                         hdr_pipe_hw_tonemap;
	u32                        cable_connected; /* 5V sense: cable physically present */
	u32                        unlocked_no_timing_count; /* Consecutive polls with no lock and no timing */
	u32                        lock_dropout_count;       /* 4K Pro: consecutive polls with no lock while previously locked */

	/* Frame staging (interlaced weave input, tear validation) */
	u8                        *frame_staging_buf;   /* Contiguous gather of one source frame */
	u32                        frame_staging_size;   /* Current allocation size */
	u8                        *weave_staging_buf;   /* Destination for interlaced field weaving */
	u32                        weave_staging_size;

	/* Procamp */
	s32                        brightness;
	s32                        contrast;
	s32                        saturation;
	s32                        hue;

	/* V4L2 */
	struct v4l2_device         v4l2_dev;
	struct v4l2_ctrl_handler   ctrl_handler;
	/* I2C Hint tracking for change detection */
	u8 last_hint_interval;
	u8 last_hint_flags;

	/* Atomic reconfig state — prevents DMA service during mode transitions */
	int reconfig_in_progress;
	int tear_resync_pending;

	/* Interrupt-driven DMA service (irq_service) */
	bool irq_requested;
	bool irq_service_active;   /* line requested via MSI and service enabled */
	bool irq_dead;             /* tripwire: interrupts lost, polling again */
	wait_queue_head_t dma_wq;
	atomic_t dma_irq_pending;
	u64  irq_count;
	u64  irq_missed;
	u64  dma_completions;
	u32  irq_status_seen;      /* OR of engine statuses sampled in the handler */

	/* Debounce: require consecutive stable polls before triggering reconfig */
	u32 timing_stable_count;
	u32 pending_pixelLineH, pending_pixelLineV;
	u8 pending_hint_interval, pending_hint_flags;
};

/* Bytes per pixel of the selected output format. */
static inline u32 sc0710_bpp(const struct sc0710_dev *dev)
{
	return dev->pixfmt->bpp;
}

/* Frame size of fmt under the selected pixel format, computed live so a
 * format change while a signal is locked (which does not re-detect timing)
 * can't leave the DMA sizing stale. 0 when fmt is NULL. Callers racing the
 * HDMI thread must pass their own snapshot of dev->fmt, not dev->fmt
 * itself: dev->pixfmt only changes while idle, dev->fmt does not. */
static inline u32 sc0710_framesize(const struct sc0710_dev *dev,
	const struct sc0710_format *fmt)
{
	return fmt ? fmt->width * dev->pixfmt->bpp * fmt->height : 0;
}

struct sc0710_fh
{
	struct v4l2_fh             fh;
	struct sc0710_dma_channel *ch;
	unsigned int               resources;
	enum v4l2_buf_type         type;
	struct file               *fp; /* Back-pointer for owner checks */
	struct sc0710_client      *client;  /* Multi-client tracking */
};

/* ----------------------------------------------------------- */
/* sc0710-core.c                                              */

/* ----------------------------------------------------------- */
/* sc0710-cards.c                                             */
extern struct sc0710_board sc0710_boards[];
extern const unsigned int sc0710_bcount;

extern struct sc0710_subid sc0710_subids[];
extern const unsigned int sc0710_idcount;

extern void sc0710_card_list(struct sc0710_dev *dev);
extern void sc0710_gpio_setup(struct sc0710_dev *dev);
extern int sc0710_card_setup(struct sc0710_dev *dev);
extern void *sc0710_firmware_load(struct sc0710_dev *dev, const char *rel, size_t *out_size);

u32  sc_read(struct sc0710_dev *dev, int bar, u32 reg);
void sc_write(struct sc0710_dev *dev, int bar, u32 reg, u32 value);
void sc_set(struct sc0710_dev *dev, int bar, u32 reg, u32 bit);
void sc_clr(struct sc0710_dev *dev, int bar, u32 reg, u32 bit);

/* -i2c.c */
int sc0710_i2c_initialize(struct sc0710_dev *dev);
int sc0710_i2c_hdmi_status_dump(struct sc0710_dev *dev);
int sc0710_i2c_get_edid(struct sc0710_dev *dev, u8 *buf, int start, int len);
int sc0710_i2c_set_edid(struct sc0710_dev *dev, const u8 *edid, int len);
/* MK.2 only: upload 1024-byte HDR→SDR tonemap blob (MCU fn 0x63).
 * Optional custom curve (Windows KS prop 723). Enable/disable is separate. */
int sc0710_i2c_set_hdr_tonemap(struct sc0710_dev *dev, const u8 *lut, int len);
/* MK.2: Windows XET_HDMI_HDR_TO_SDR (722) — MCU 0x32 sub 0x11 = 0/1. */
int sc0710_i2c_apply_hw_tonemap(struct sc0710_dev *dev, int enable);
/* Apply 8/10-bit capture mode (MCU control byte bit 0x40). */
int sc0710_i2c_apply_color_deep(struct sc0710_dev *dev);
enum sc0710_eotf_e sc0710_effective_eotf(struct sc0710_dev *dev);
bool sc0710_hdmi_is_hdr(struct sc0710_dev *dev);
bool sc0710_want_10bit(struct sc0710_dev *dev);
bool sc0710_want_hw_tonemap(struct sc0710_dev *dev);
bool sc0710_want_sw_tonemap(struct sc0710_dev *dev);
bool sc0710_prefer_hdr_bgr24(struct sc0710_dev *dev);
void sc0710_sync_hdr_deliver(struct sc0710_dev *dev);
void sc0710_sync_hdr_deliver_ex(struct sc0710_dev *dev, bool defer_dma_resync);
void sc0710_sync_hdr_deliver_all(void);
void sc0710_yuyv8_sw_tonemap(u8 *yuyv, u32 w, u32 h);
void sc0710_bgr24_sw_tonemap(u8 *bgr, u32 w, u32 h);
extern int color_deep; /* module_param in sc0710-video.c */
extern int hdr_bgr24;
extern int hw_tonemap;
extern int sw_tonemap;
extern int tm_yuyv_target;
extern int tm_paper_nits;
extern int tm_yuyv_gain;
extern int tm_yuyv_chroma;
extern int tm_yuyv_black;
extern int tm_yuyv_white;
extern int tm_yuyv_u;
extern int tm_yuyv_v;
extern int tm_yuyv_pq_bias;
extern int tm_yuyv_oetf;
extern int tm_bgr_target;
extern int tm_bgr_paper;
extern int tm_bgr_gain;
extern int tm_bgr_chroma;
extern int force_eotf;
bool sc0710_edid_header_valid(const u8 *p);
int sc0710_i2c_read_hdmi_status(struct sc0710_dev *dev);
int sc0710_i2c_read_status2(struct sc0710_dev *dev);
int sc0710_i2c_read_status3(struct sc0710_dev *dev);
int sc0710_i2c_read_procamp(struct sc0710_dev *dev);
int sc0710_i2c_write_mcu(struct sc0710_dev *dev, u8 subaddr, u8 *data, int len);
int sc0710_4kp_wait_pipeline(struct sc0710_dev *dev);
int sc0710_set_edid_source(struct sc0710_dev *dev, u32 src);
void sc0710_reset_dma_frame_sync(struct sc0710_dev *dev);

/* -formats.c */
void sc0710_format_initialize(void);
const struct sc0710_format *sc0710_format_find_by_timing(u32 timingH, u32 timingV);
const struct sc0710_format *sc0710_get_default_format(void);


const struct sc0710_format *sc0710_format_find_by_timing_and_rate(u32 timingH, u32 timingV, u32 target_fps);



/* -dma-channel.c */
void sc0710_channel_init_common(struct sc0710_dma_channel *ch,
                                struct sc0710_dev *dev,
                                u32 nr,
                                enum sc0710_channel_dir_e direction,
                                enum sc0710_channel_type_e mediatype);
int  sc0710_dma_channel_alloc(struct sc0710_dev *dev, u32 nr, enum sc0710_channel_dir_e direction, u32 baseaddr,
	enum sc0710_channel_type_e mediatype);

void sc0710_dma_channel_free(struct sc0710_dev *dev, u32 nr);
void sc0710_dma_channel_descriptors_dump(struct sc0710_dma_channel *ch);
int  sc0710_dma_channel_service(struct sc0710_dma_channel *ch);
int  sc0710_dma_channel_start_prep(struct sc0710_dma_channel *ch);
int  sc0710_dma_channel_start(struct sc0710_dma_channel *ch);
int  sc0710_dma_channel_stop(struct sc0710_dma_channel *ch);
void sc0710_dma_channel_untarget_all(struct sc0710_dma_channel *ch);
int  sc0710_dma_channel_resize(struct sc0710_dev *dev, u32 nr, enum sc0710_channel_dir_e direction, u32 baseaddr,
	enum sc0710_channel_type_e mediatype);
enum sc0710_channel_state_e sc0710_dma_channel_state(struct sc0710_dma_channel *ch);

/* --dma-channels.c */
int  sc0710_dma_channels_alloc(struct sc0710_dev *dev);
void sc0710_dma_channels_free(struct sc0710_dev *dev);
int  sc0710_dma_channels_start(struct sc0710_dev *dev);
int  sc0710_dma_channels_service(struct sc0710_dev *dev);
void sc0710_dma_channels_stop(struct sc0710_dev *dev);
int  sc0710_dma_channels_resize(struct sc0710_dev *dev);
void sc0710_program_pipeline_regs(struct sc0710_dev *dev);

/* things-per-second.c */
void sc0710_things_per_second_reset(struct sc0710_things_per_second *tps);
void sc0710_things_per_second_update(struct sc0710_things_per_second *tps, s64 value);
s64  sc0710_things_per_second_query(struct sc0710_things_per_second *tps);

/* video.c */
void sc0710_video_unregister(struct sc0710_dma_channel *ch);
void sc0710_video_disconnect(struct sc0710_dma_channel *ch);
int  sc0710_video_register(struct sc0710_dma_channel *ch);
void sc0710_video_free_status_frames(void);
void sc0710_video_notify_source_change(struct sc0710_dev *dev);
bool sc0710_guess_dims_from_framesize(u32 frame_bytes, u32 *w, u32 *h);
const char *sc0710_colorimetry_ascii(enum sc0710_colorimetry_e val);
const char *sc0710_colorspace_ascii(enum sc0710_colorspace_e val);

/* -dma-chain.c */
void sc0710_dma_chain_free(struct sc0710_dma_channel *ch, int nr);
int  sc0710_dma_chain_alloc(struct sc0710_dma_channel *ch, int nr, int transfer_size);
void sc0710_dma_chain_dump(struct sc0710_dma_channel *ch, struct sc0710_dma_descriptor_chain *chain, int nr);
int sc0710_dma_chain_dq_to_ptr(struct sc0710_dma_channel *ch, struct sc0710_dma_descriptor_chain *chain, u8 *dst, int dstlen);

/* -dma-chains.c */
void sc0710_dma_chains_free(struct sc0710_dma_channel *ch);
int  sc0710_dma_chains_alloc(struct sc0710_dma_channel *ch, int total_transfer_size);
void sc0710_dma_chains_dump(struct sc0710_dma_channel *ch);

/* -audio.c */
int  sc0710_audio_register(struct sc0710_dev *dev);
void sc0710_audio_unregister(struct sc0710_dev *dev);
int  sc0710_audio_deliver_samples(struct sc0710_dev *dev, struct sc0710_dma_channel *ch,
        const u8 *buf, int bitdepth, int strideBytes, int channels, int samplesPerChannel);