Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Dec 23 13:03:14 2023
| Host         : alex-yoga running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
TIMING-18  Warning           Missing input or output delay                                     8           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (8)
7. checking multiple_clock (40)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (40)
-------------------------------
 There are 40 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     12.123        0.000                      0                 1339        0.016        0.000                      0                 1339        2.000        0.000                       0                   690  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
clk_fpga_0              {0.000 10.000}       20.000          50.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 32.552}       65.104          15.360          
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          
sysclk                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 40.690}       81.380          12.288          
  clkfbout_clk_wiz_0    {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                   12.123        0.000                      0                 1263        0.058        0.000                      0                 1263        9.020        0.000                       0                   644  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       61.418        0.000                      0                   76        0.143        0.000                      0                   76       32.052        0.000                       0                    42  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  
sysclk                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         77.688        0.000                      0                   76        0.143        0.000                      0                   76       40.190        0.000                       0                    42  
  clkfbout_clk_wiz_0                                                                                                                                                     47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       12.583        0.000                      0                   76        0.016        0.000                      0                   76  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         12.583        0.000                      0                   76        0.016        0.000                      0                   76  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_fpga_0                                  
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.123ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 2.586ns (33.855%)  route 5.052ns (66.145%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.128 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.464 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.793    10.256    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.327    10.583 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                         net (fo=1, routed)           0.000    10.583    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.075    22.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -10.583    
  -------------------------------------------------------------------
                         slack                                 12.123    

Slack (MET) :             12.150ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.611ns  (logic 2.702ns (35.502%)  route 4.909ns (64.498%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.128 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.576 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.649    10.225    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.331    10.556 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000    10.556    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.075    22.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -10.556    
  -------------------------------------------------------------------
                         slack                                 12.150    

Slack (MET) :             12.247ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 2.578ns (34.520%)  route 4.890ns (65.480%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.128 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.481 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.631    10.111    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.302    10.413 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                         net (fo=1, routed)           0.000    10.413    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.029    22.660    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         22.660    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                 12.247    

Slack (MET) :             12.327ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.391ns  (logic 2.560ns (34.639%)  route 4.831ns (65.361%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.128 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.462 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.571    10.033    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.303    10.336 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                         net (fo=1, routed)           0.000    10.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.032    22.663    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         22.663    
                         arrival time                         -10.336    
  -------------------------------------------------------------------
                         slack                                 12.327    

Slack (MET) :             12.357ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.403ns  (logic 2.493ns (33.674%)  route 4.910ns (66.326%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.128 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.367 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.651    10.017    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.331    10.348 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                         net (fo=1, routed)           0.000    10.348    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.075    22.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                 12.357    

Slack (MET) :             12.364ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 2.535ns (34.272%)  route 4.862ns (65.728%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.128 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.441 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.602    10.043    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.299    10.342 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                         net (fo=1, routed)           0.000    10.342    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.075    22.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -10.342    
  -------------------------------------------------------------------
                         slack                                 12.364    

Slack (MET) :             12.400ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 2.656ns (36.298%)  route 4.661ns (63.702%))
  Logic Levels:           8  (CARRY4=3 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.128 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.242 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.242    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X31Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.555 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.402     9.956    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X29Y96         LUT3 (Prop_lut3_I0_O)        0.306    10.262 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000    10.262    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y96         FDRE (Setup_fdre_C_D)        0.031    22.662    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                         -10.262    
  -------------------------------------------------------------------
                         slack                                 12.400    

Slack (MET) :             12.574ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.186ns  (logic 2.345ns (32.631%)  route 4.841ns (67.369%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     9.218 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.582     9.799    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.332    10.131 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_1/O
                         net (fo=1, routed)           0.000    10.131    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[3]
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.075    22.706    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[3]
  -------------------------------------------------------------------
                         required time                         22.706    
                         arrival time                         -10.131    
  -------------------------------------------------------------------
                         slack                                 12.574    

Slack (MET) :             12.614ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.103ns  (logic 2.444ns (34.406%)  route 4.659ns (65.594%))
  Logic Levels:           7  (CARRY4=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.128 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.128    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X31Y95         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.350 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.400     9.749    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.299    10.048 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                         net (fo=1, routed)           0.000    10.048    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.031    22.662    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                         -10.048    
  -------------------------------------------------------------------
                         slack                                 12.614    

Slack (MET) :             12.658ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.059ns  (logic 2.255ns (31.945%)  route 4.804ns (68.055%))
  Logic Levels:           6  (CARRY4=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 22.704 - 20.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X34Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y92         FDRE (Prop_fdre_C_Q)         0.478     3.423 r  design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                         net (fo=1, routed)           0.823     4.246    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    SLICE_X34Y93         LUT6 (Prop_lut6_I0_O)        0.295     4.541 r  design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=10, routed)          1.142     5.683    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X30Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.807 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=30, routed)          1.082     6.889    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.150     7.039 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_3/O
                         net (fo=23, routed)          1.213     8.252    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X31Y94         LUT4 (Prop_lut4_I3_O)        0.326     8.578 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     8.578    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X31Y94         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.158 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.544     9.702    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    SLICE_X29Y95         LUT3 (Prop_lut3_I0_O)        0.302    10.004 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                         net (fo=1, routed)           0.000    10.004    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.525    22.704    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X29Y95         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                         clock pessimism              0.229    22.933    
                         clock uncertainty           -0.302    22.631    
    SLICE_X29Y95         FDRE (Setup_fdre_C_D)        0.031    22.662    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  -------------------------------------------------------------------
                         required time                         22.662    
                         arrival time                         -10.004    
  -------------------------------------------------------------------
                         slack                                 12.658    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.569     0.905    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y85         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.116     1.162    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.839     1.205    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y87         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.921    
    SLICE_X26Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.104    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.104    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.213%)  route 0.271ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.271     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.213%)  route 0.271ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.271     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.213%)  route 0.271ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.271     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.213%)  route 0.271ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.271     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.141ns (34.213%)  route 0.271ns (65.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.577     0.913    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r_reg/Q
                         net (fo=12, routed)          0.271     1.325    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X30Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y102        FDRE (Hold_fdre_C_CE)       -0.016     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.246    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.012%)  route 0.172ns (54.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.573     0.909    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y87         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.050 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[5]/Q
                         net (fo=1, routed)           0.172     1.222    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[6]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.126    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32
  -------------------------------------------------------------------
                         required time                         -1.126    
                         arrival time                           1.222    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.025%)  route 0.113ns (46.975%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.287ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDRE (Prop_fdre_C_Q)         0.128     1.038 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.113     1.151    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.844     1.210    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y98         SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.287     0.923    
    SLICE_X26Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.130     1.053    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.785%)  route 0.116ns (45.215%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.574     0.910    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y88         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[4]/Q
                         net (fo=1, routed)           0.116     1.167    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[5]
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.841     1.207    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y88         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.264     0.943    
    SLICE_X26Y88         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.052    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.552     0.888    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066     1.095    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X36Y85         LUT5 (Prop_lut5_I1_O)        0.045     1.140 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000     1.140    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X36Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.819     1.185    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism             -0.284     0.901    
    SLICE_X36Y85         FDRE (Hold_fdre_C_D)         0.121     1.022    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                         -1.022    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.118    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y91    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y91    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[28]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y91    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y91    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[30]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y91    design_1_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[31]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y92    design_1_i/axi_gpio_0/U0/ip2bus_rdack_i_D1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X34Y92    design_1_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X33Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X32Y94    design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y90    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X26Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X30Y92    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       61.418ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       32.052ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             61.418ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/lrclk_int_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.766ns (23.198%)  route 2.536ns (76.802%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 63.639 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 f  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          0.460     1.145    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I0_O)        0.124     1.269 r  design_1_i/top_0/inst/lrclk_int_i_1/O
                         net (fo=4, routed)           1.194     2.463    design_1_i/top_0/inst/lrclk_int0
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.680    63.639    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
                         clock pessimism              0.567    64.206    
                         clock uncertainty           -0.121    64.085    
    SLICE_X113Y65        FDRE (Setup_fdre_C_CE)      -0.205    63.880    design_1_i/top_0/inst/lrclk_int_reg
  -------------------------------------------------------------------
                         required time                         63.880    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                 61.418    

Slack (MET) :             61.554ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.766ns (22.294%)  route 2.670ns (77.706%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 63.633 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.788     2.473    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I3_O)        0.124     2.597 r  design_1_i/top_0/inst/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     2.597    design_1_i/top_0/inst/shift_reg[30]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    63.633    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C
                         clock pessimism              0.607    64.240    
                         clock uncertainty           -0.121    64.119    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.031    64.150    design_1_i/top_0/inst/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         64.150    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 61.554    

Slack (MET) :             61.554ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/data_val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.766ns (22.311%)  route 2.667ns (77.689%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 63.633 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.786     2.470    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I2_O)        0.124     2.594 r  design_1_i/top_0/inst/data_val[14]_i_1/O
                         net (fo=1, routed)           0.000     2.594    design_1_i/top_0/inst/data_val[14]_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    63.633    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
                         clock pessimism              0.607    64.240    
                         clock uncertainty           -0.121    64.119    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)        0.029    64.148    design_1_i/top_0/inst/data_val_reg[14]
  -------------------------------------------------------------------
                         required time                         64.148    
                         arrival time                          -2.594    
  -------------------------------------------------------------------
                         slack                                 61.554    

Slack (MET) :             61.725ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.460%)  route 2.499ns (76.540%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 63.634 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.618     2.302    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.426 r  design_1_i/top_0/inst/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     2.426    design_1_i/top_0/inst/shift_reg[25]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.675    63.634    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/C
                         clock pessimism              0.607    64.241    
                         clock uncertainty           -0.121    64.120    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.031    64.151    design_1_i/top_0/inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         64.151    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                 61.725    

Slack (MET) :             61.766ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.766ns (23.779%)  route 2.455ns (76.221%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 63.633 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.574     2.258    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I3_O)        0.124     2.382 r  design_1_i/top_0/inst/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.382    design_1_i/top_0/inst/shift_reg[29]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    63.633    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C
                         clock pessimism              0.607    64.240    
                         clock uncertainty           -0.121    64.119    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.029    64.148    design_1_i/top_0/inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         64.148    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 61.766    

Slack (MET) :             61.943ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.766ns (25.076%)  route 2.289ns (74.924%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 63.631 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.407     2.092    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X108Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  design_1_i/top_0/inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.216    design_1_i/top_0/inst/shift_reg[17]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    63.631    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C
                         clock pessimism              0.567    64.198    
                         clock uncertainty           -0.121    64.077    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)        0.081    64.158    design_1_i/top_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         64.158    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 61.943    

Slack (MET) :             61.948ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.766ns (25.173%)  route 2.277ns (74.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 63.634 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.395     2.080    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  design_1_i/top_0/inst/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.204    design_1_i/top_0/inst/shift_reg[22]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.675    63.634    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[22]/C
                         clock pessimism              0.607    64.241    
                         clock uncertainty           -0.121    64.120    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.031    64.151    design_1_i/top_0/inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         64.151    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 61.948    

Slack (MET) :             62.054ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.766ns (26.094%)  route 2.170ns (73.906%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 63.633 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.288     1.972    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I0_O)        0.124     2.096 r  design_1_i/top_0/inst/shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     2.096    design_1_i/top_0/inst/shift_reg[31]_i_2_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    63.633    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C
                         clock pessimism              0.607    64.240    
                         clock uncertainty           -0.121    64.119    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.031    64.150    design_1_i/top_0/inst/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         64.150    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 62.054    

Slack (MET) :             62.111ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.022%)  route 2.069ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 63.631 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.187     1.872    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     1.996 r  design_1_i/top_0/inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.996    design_1_i/top_0/inst/shift_reg[16]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    63.631    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
                         clock pessimism              0.567    64.198    
                         clock uncertainty           -0.121    64.077    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)        0.029    64.106    design_1_i/top_0/inst/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         64.106    
                         arrival time                          -1.996    
  -------------------------------------------------------------------
                         slack                                 62.111    

Slack (MET) :             62.115ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            65.104ns  (clk_out1_clk_wiz_0_1 rise@65.104ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.766ns (27.041%)  route 2.067ns (72.959%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 63.631 - 65.104 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.121ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.185     1.870    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I3_O)        0.124     1.994 r  design_1_i/top_0/inst/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.994    design_1_i/top_0/inst/shift_reg[20]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    66.508 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    67.670    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    59.856 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    61.868    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    61.959 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    63.631    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[20]/C
                         clock pessimism              0.567    64.198    
                         clock uncertainty           -0.121    64.077    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)        0.031    64.108    design_1_i/top_0/inst/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         64.108    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                 62.115    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.091    -0.349    design_1_i/top_0/inst/shift_reg_reg_n_0_[16]
    SLICE_X108Y79        LUT6 (Prop_lut6_I5_O)        0.045    -0.304 r  design_1_i/top_0/inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/top_0/inst/shift_reg[17]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.894    -0.821    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.121    -0.448    design_1_i/top_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_1_i/top_0/inst/shift_reg_reg[27]/Q
                         net (fo=1, routed)           0.095    -0.344    design_1_i/top_0/inst/shift_reg_reg_n_0_[27]
    SLICE_X110Y79        LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  design_1_i/top_0/inst/shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/top_0/inst/shift_reg[28]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.897    -0.818    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[28]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X110Y79        FDRE (Hold_fdre_C_D)         0.092    -0.476    design_1_i/top_0/inst/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/data_val_reg[14]/Q
                         net (fo=15, routed)          0.132    -0.308    design_1_i/top_0/inst/data_val[14]
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.045    -0.263 r  design_1_i/top_0/inst/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/top_0/inst/shift_reg[30]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C
                         clock pessimism              0.251    -0.569    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.092    -0.477    design_1_i/top_0/inst/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/data_val_reg[14]/Q
                         net (fo=15, routed)          0.131    -0.309    design_1_i/top_0/inst/data_val[14]
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  design_1_i/top_0/inst/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/top_0/inst/shift_reg[29]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C
                         clock pessimism              0.251    -0.569    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.091    -0.478    design_1_i/top_0/inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/channel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/channel_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  design_1_i/top_0/inst/channel_cnt_reg[1]/Q
                         net (fo=20, routed)          0.144    -0.295    design_1_i/top_0/inst/channel_cnt_reg[1]
    SLICE_X111Y79        LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  design_1_i/top_0/inst/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/top_0/inst/shift_reg[25]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.897    -0.818    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.092    -0.476    design_1_i/top_0/inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.068%)  route 0.164ns (46.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/inst/shift_reg_reg[15]/Q
                         net (fo=1, routed)           0.164    -0.274    design_1_i/top_0/inst/shift_reg_reg_n_0_[15]
    SLICE_X109Y79        LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  design_1_i/top_0/inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/top_0/inst/shift_reg[16]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.894    -0.821    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.091    -0.457    design_1_i/top_0/inst/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  design_1_i/top_0/inst/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.143    -0.273    design_1_i/top_0/inst/shift_reg_reg_n_0_[5]
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  design_1_i/top_0/inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    design_1_i/top_0/inst/shift_reg[6]_i_1_n_0
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.895    -0.820    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/C
                         clock pessimism              0.240    -0.581    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.121    -0.460    design_1_i/top_0/inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.418 f  design_1_i/top_0/inst/sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.243    design_1_i/top_0/inst/sample_cnt[0]
    SLICE_X112Y78        LUT3 (Prop_lut3_I1_O)        0.043    -0.200 r  design_1_i/top_0/inst/sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/top_0/inst/sample_cnt_0[0]
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X112Y78        FDRE (Hold_fdre_C_D)         0.133    -0.449    design_1_i/top_0/inst/sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.609%)  route 0.155ns (45.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/inst/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.155    -0.284    design_1_i/top_0/inst/shift_reg_reg_n_0_[9]
    SLICE_X110Y80        LUT5 (Prop_lut5_I0_O)        0.045    -0.239 r  design_1_i/top_0/inst/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/top_0/inst/shift_reg[10]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.898    -0.817    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[10]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.092    -0.488    design_1_i/top_0/inst/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  design_1_i/top_0/inst/sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.243    design_1_i/top_0/inst/sample_cnt[0]
    SLICE_X112Y78        LUT3 (Prop_lut3_I1_O)        0.043    -0.200 r  design_1_i/top_0/inst/sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/top_0/inst/sample_cnt_0[2]
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X112Y78        FDRE (Hold_fdre_C_D)         0.131    -0.451    design_1_i/top_0/inst/sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 32.552 }
Period(ns):         65.104
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         65.104      62.949     BUFGCTRL_X0Y17   design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         65.104      63.855     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X112Y80    design_1_i/top_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X112Y80    design_1_i/top_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         65.104      64.104     SLICE_X111Y78    design_1_i/top_0/inst/data_val_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       65.104      148.256    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         32.552      32.052     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       77.688ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.143ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.190ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             77.688ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/lrclk_int_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.302ns  (logic 0.766ns (23.198%)  route 2.536ns (76.802%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 79.915 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 f  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          0.460     1.145    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I0_O)        0.124     1.269 r  design_1_i/top_0/inst/lrclk_int_i_1/O
                         net (fo=4, routed)           1.194     2.463    design_1_i/top_0/inst/lrclk_int0
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.680    79.915    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
                         clock pessimism              0.567    80.482    
                         clock uncertainty           -0.127    80.355    
    SLICE_X113Y65        FDRE (Setup_fdre_C_CE)      -0.205    80.150    design_1_i/top_0/inst/lrclk_int_reg
  -------------------------------------------------------------------
                         required time                         80.150    
                         arrival time                          -2.463    
  -------------------------------------------------------------------
                         slack                                 77.688    

Slack (MET) :             77.824ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.436ns  (logic 0.766ns (22.294%)  route 2.670ns (77.706%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 79.909 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.788     2.473    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I3_O)        0.124     2.597 r  design_1_i/top_0/inst/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000     2.597    design_1_i/top_0/inst/shift_reg[30]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    79.909    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C
                         clock pessimism              0.607    80.516    
                         clock uncertainty           -0.127    80.389    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.031    80.420    design_1_i/top_0/inst/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         80.420    
                         arrival time                          -2.597    
  -------------------------------------------------------------------
                         slack                                 77.824    

Slack (MET) :             77.824ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/data_val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.766ns (22.311%)  route 2.667ns (77.689%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 79.909 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.786     2.470    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I2_O)        0.124     2.594 r  design_1_i/top_0/inst/data_val[14]_i_1/O
                         net (fo=1, routed)           0.000     2.594    design_1_i/top_0/inst/data_val[14]_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    79.909    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
                         clock pessimism              0.607    80.516    
                         clock uncertainty           -0.127    80.389    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)        0.029    80.418    design_1_i/top_0/inst/data_val_reg[14]
  -------------------------------------------------------------------
                         required time                         80.418    
                         arrival time                          -2.594    
  -------------------------------------------------------------------
                         slack                                 77.824    

Slack (MET) :             77.995ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.460%)  route 2.499ns (76.540%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 79.910 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.618     2.302    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.426 r  design_1_i/top_0/inst/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     2.426    design_1_i/top_0/inst/shift_reg[25]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.675    79.910    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/C
                         clock pessimism              0.607    80.517    
                         clock uncertainty           -0.127    80.390    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.031    80.421    design_1_i/top_0/inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         80.421    
                         arrival time                          -2.426    
  -------------------------------------------------------------------
                         slack                                 77.995    

Slack (MET) :             78.036ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.221ns  (logic 0.766ns (23.779%)  route 2.455ns (76.221%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 79.909 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.574     2.258    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I3_O)        0.124     2.382 r  design_1_i/top_0/inst/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000     2.382    design_1_i/top_0/inst/shift_reg[29]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    79.909    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C
                         clock pessimism              0.607    80.516    
                         clock uncertainty           -0.127    80.389    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.029    80.418    design_1_i/top_0/inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         80.418    
                         arrival time                          -2.382    
  -------------------------------------------------------------------
                         slack                                 78.036    

Slack (MET) :             78.213ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.055ns  (logic 0.766ns (25.076%)  route 2.289ns (74.924%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.407     2.092    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X108Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.216 r  design_1_i/top_0/inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     2.216    design_1_i/top_0/inst/shift_reg[17]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    79.907    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C
                         clock pessimism              0.567    80.474    
                         clock uncertainty           -0.127    80.347    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)        0.081    80.428    design_1_i/top_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         80.428    
                         arrival time                          -2.216    
  -------------------------------------------------------------------
                         slack                                 78.213    

Slack (MET) :             78.218ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.043ns  (logic 0.766ns (25.173%)  route 2.277ns (74.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 79.910 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.395     2.080    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y79        LUT6 (Prop_lut6_I0_O)        0.124     2.204 r  design_1_i/top_0/inst/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000     2.204    design_1_i/top_0/inst/shift_reg[22]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.675    79.910    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[22]/C
                         clock pessimism              0.607    80.517    
                         clock uncertainty           -0.127    80.390    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.031    80.421    design_1_i/top_0/inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         80.421    
                         arrival time                          -2.204    
  -------------------------------------------------------------------
                         slack                                 78.218    

Slack (MET) :             78.324ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.936ns  (logic 0.766ns (26.094%)  route 2.170ns (73.906%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 79.909 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.288     1.972    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I0_O)        0.124     2.096 r  design_1_i/top_0/inst/shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000     2.096    design_1_i/top_0/inst/shift_reg[31]_i_2_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    79.909    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C
                         clock pessimism              0.607    80.516    
                         clock uncertainty           -0.127    80.389    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.031    80.420    design_1_i/top_0/inst/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         80.420    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                 78.324    

Slack (MET) :             78.381ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.022%)  route 2.069ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.187     1.872    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124     1.996 r  design_1_i/top_0/inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     1.996    design_1_i/top_0/inst/shift_reg[16]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    79.907    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
                         clock pessimism              0.567    80.474    
                         clock uncertainty           -0.127    80.347    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)        0.029    80.376    design_1_i/top_0/inst/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         80.376    
                         arrival time                          -1.996    
  -------------------------------------------------------------------
                         slack                                 78.381    

Slack (MET) :             78.385ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.833ns  (logic 0.766ns (27.041%)  route 2.067ns (72.959%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882     0.560    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124     0.684 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.185     1.870    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I3_O)        0.124     1.994 r  design_1_i/top_0/inst/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000     1.994    design_1_i/top_0/inst/shift_reg[20]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    79.907    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[20]/C
                         clock pessimism              0.567    80.474    
                         clock uncertainty           -0.127    80.347    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)        0.031    80.378    design_1_i/top_0/inst/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         80.378    
                         arrival time                          -1.994    
  -------------------------------------------------------------------
                         slack                                 78.385    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.091    -0.349    design_1_i/top_0/inst/shift_reg_reg_n_0_[16]
    SLICE_X108Y79        LUT6 (Prop_lut6_I5_O)        0.045    -0.304 r  design_1_i/top_0/inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/top_0/inst/shift_reg[17]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.894    -0.821    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.121    -0.448    design_1_i/top_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_1_i/top_0/inst/shift_reg_reg[27]/Q
                         net (fo=1, routed)           0.095    -0.344    design_1_i/top_0/inst/shift_reg_reg_n_0_[27]
    SLICE_X110Y79        LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  design_1_i/top_0/inst/shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/top_0/inst/shift_reg[28]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.897    -0.818    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[28]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X110Y79        FDRE (Hold_fdre_C_D)         0.092    -0.476    design_1_i/top_0/inst/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/data_val_reg[14]/Q
                         net (fo=15, routed)          0.132    -0.308    design_1_i/top_0/inst/data_val[14]
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.045    -0.263 r  design_1_i/top_0/inst/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/top_0/inst/shift_reg[30]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C
                         clock pessimism              0.251    -0.569    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.092    -0.477    design_1_i/top_0/inst/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/data_val_reg[14]/Q
                         net (fo=15, routed)          0.131    -0.309    design_1_i/top_0/inst/data_val[14]
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  design_1_i/top_0/inst/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/top_0/inst/shift_reg[29]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C
                         clock pessimism              0.251    -0.569    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.091    -0.478    design_1_i/top_0/inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/channel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/channel_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  design_1_i/top_0/inst/channel_cnt_reg[1]/Q
                         net (fo=20, routed)          0.144    -0.295    design_1_i/top_0/inst/channel_cnt_reg[1]
    SLICE_X111Y79        LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  design_1_i/top_0/inst/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/top_0/inst/shift_reg[25]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.897    -0.818    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/C
                         clock pessimism              0.251    -0.568    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.092    -0.476    design_1_i/top_0/inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.068%)  route 0.164ns (46.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/inst/shift_reg_reg[15]/Q
                         net (fo=1, routed)           0.164    -0.274    design_1_i/top_0/inst/shift_reg_reg_n_0_[15]
    SLICE_X109Y79        LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  design_1_i/top_0/inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/top_0/inst/shift_reg[16]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.894    -0.821    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
                         clock pessimism              0.274    -0.548    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.091    -0.457    design_1_i/top_0/inst/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.457    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  design_1_i/top_0/inst/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.143    -0.273    design_1_i/top_0/inst/shift_reg_reg_n_0_[5]
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  design_1_i/top_0/inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    design_1_i/top_0/inst/shift_reg[6]_i_1_n_0
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.895    -0.820    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/C
                         clock pessimism              0.240    -0.581    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.121    -0.460    design_1_i/top_0/inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.418 f  design_1_i/top_0/inst/sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.243    design_1_i/top_0/inst/sample_cnt[0]
    SLICE_X112Y78        LUT3 (Prop_lut3_I1_O)        0.043    -0.200 r  design_1_i/top_0/inst/sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/top_0/inst/sample_cnt_0[0]
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X112Y78        FDRE (Hold_fdre_C_D)         0.133    -0.449    design_1_i/top_0/inst/sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.609%)  route 0.155ns (45.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/inst/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.155    -0.284    design_1_i/top_0/inst/shift_reg_reg_n_0_[9]
    SLICE_X110Y80        LUT5 (Prop_lut5_I0_O)        0.045    -0.239 r  design_1_i/top_0/inst/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/top_0/inst/shift_reg[10]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.898    -0.817    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[10]/C
                         clock pessimism              0.238    -0.580    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.092    -0.488    design_1_i/top_0/inst/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  design_1_i/top_0/inst/sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.243    design_1_i/top_0/inst/sample_cnt[0]
    SLICE_X112Y78        LUT3 (Prop_lut3_I1_O)        0.043    -0.200 r  design_1_i/top_0/inst/sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/top_0/inst/sample_cnt_0[2]
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/C
                         clock pessimism              0.238    -0.582    
    SLICE_X112Y78        FDRE (Hold_fdre_C_D)         0.131    -0.451    design_1_i/top_0/inst/sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         81.380      79.225     BUFGCTRL_X0Y17   design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X112Y80    design_1_i/top_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X112Y80    design_1_i/top_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X111Y78    design_1_i/top_0/inst/data_val_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X112Y80    design_1_i/top_0/inst/bclk_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y80    design_1_i/top_0/inst/channel_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X110Y79    design_1_i/top_0/inst/channel_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.690      40.190     SLICE_X108Y79    design_1_i/top_0/inst/channel_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       12.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.583ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/lrclk_int_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.302ns  (logic 0.766ns (23.198%)  route 2.536ns (76.802%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 258.951 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 r  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 f  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          0.460   245.285    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I0_O)        0.124   245.409 r  design_1_i/top_0/inst/lrclk_int_i_1/O
                         net (fo=4, routed)           1.194   246.603    design_1_i/top_0/inst/lrclk_int0
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.680   258.951    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
                         clock pessimism              0.567   259.518    
                         clock uncertainty           -0.127   259.392    
    SLICE_X113Y65        FDRE (Setup_fdre_C_CE)      -0.205   259.187    design_1_i/top_0/inst/lrclk_int_reg
  -------------------------------------------------------------------
                         required time                        259.187    
                         arrival time                        -246.603    
  -------------------------------------------------------------------
                         slack                                 12.583    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.436ns  (logic 0.766ns (22.294%)  route 2.670ns (77.706%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 258.945 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.788   246.613    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I3_O)        0.124   246.737 r  design_1_i/top_0/inst/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000   246.737    design_1_i/top_0/inst/shift_reg[30]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674   258.945    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C
                         clock pessimism              0.607   259.552    
                         clock uncertainty           -0.127   259.426    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.031   259.457    design_1_i/top_0/inst/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                        259.457    
                         arrival time                        -246.737    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.720ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/data_val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.433ns  (logic 0.766ns (22.311%)  route 2.667ns (77.689%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 258.945 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.786   246.611    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I2_O)        0.124   246.735 r  design_1_i/top_0/inst/data_val[14]_i_1/O
                         net (fo=1, routed)           0.000   246.735    design_1_i/top_0/inst/data_val[14]_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674   258.945    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
                         clock pessimism              0.607   259.552    
                         clock uncertainty           -0.127   259.426    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)        0.029   259.455    design_1_i/top_0/inst/data_val_reg[14]
  -------------------------------------------------------------------
                         required time                        259.455    
                         arrival time                        -246.735    
  -------------------------------------------------------------------
                         slack                                 12.720    

Slack (MET) :             12.891ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.460%)  route 2.499ns (76.540%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 258.946 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.618   246.443    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y79        LUT6 (Prop_lut6_I0_O)        0.124   246.567 r  design_1_i/top_0/inst/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000   246.567    design_1_i/top_0/inst/shift_reg[25]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.675   258.946    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/C
                         clock pessimism              0.607   259.553    
                         clock uncertainty           -0.127   259.427    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.031   259.458    design_1_i/top_0/inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                        259.458    
                         arrival time                        -246.567    
  -------------------------------------------------------------------
                         slack                                 12.891    

Slack (MET) :             12.932ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.221ns  (logic 0.766ns (23.779%)  route 2.455ns (76.221%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 258.945 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.574   246.399    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I3_O)        0.124   246.523 r  design_1_i/top_0/inst/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000   246.523    design_1_i/top_0/inst/shift_reg[29]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674   258.945    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C
                         clock pessimism              0.607   259.552    
                         clock uncertainty           -0.127   259.426    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.029   259.455    design_1_i/top_0/inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                        259.455    
                         arrival time                        -246.523    
  -------------------------------------------------------------------
                         slack                                 12.932    

Slack (MET) :             13.109ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.055ns  (logic 0.766ns (25.076%)  route 2.289ns (74.924%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 258.943 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.407   246.232    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X108Y79        LUT6 (Prop_lut6_I0_O)        0.124   246.356 r  design_1_i/top_0/inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000   246.356    design_1_i/top_0/inst/shift_reg[17]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672   258.943    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C
                         clock pessimism              0.567   259.510    
                         clock uncertainty           -0.127   259.384    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)        0.081   259.465    design_1_i/top_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                        259.465    
                         arrival time                        -246.356    
  -------------------------------------------------------------------
                         slack                                 13.109    

Slack (MET) :             13.113ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        3.043ns  (logic 0.766ns (25.173%)  route 2.277ns (74.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 258.946 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.395   246.220    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y79        LUT6 (Prop_lut6_I0_O)        0.124   246.344 r  design_1_i/top_0/inst/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000   246.344    design_1_i/top_0/inst/shift_reg[22]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.675   258.946    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[22]/C
                         clock pessimism              0.607   259.553    
                         clock uncertainty           -0.127   259.427    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.031   259.458    design_1_i/top_0/inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                        259.458    
                         arrival time                        -246.344    
  -------------------------------------------------------------------
                         slack                                 13.113    

Slack (MET) :             13.220ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        2.936ns  (logic 0.766ns (26.094%)  route 2.170ns (73.906%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 258.945 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.288   246.113    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I0_O)        0.124   246.237 r  design_1_i/top_0/inst/shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000   246.237    design_1_i/top_0/inst/shift_reg[31]_i_2_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674   258.945    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C
                         clock pessimism              0.607   259.552    
                         clock uncertainty           -0.127   259.426    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.031   259.457    design_1_i/top_0/inst/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                        259.457    
                         arrival time                        -246.237    
  -------------------------------------------------------------------
                         slack                                 13.220    

Slack (MET) :             13.277ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.022%)  route 2.069ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 258.943 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.187   246.012    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124   246.136 r  design_1_i/top_0/inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000   246.136    design_1_i/top_0/inst/shift_reg[16]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672   258.943    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
                         clock pessimism              0.567   259.510    
                         clock uncertainty           -0.127   259.384    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)        0.029   259.413    design_1_i/top_0/inst/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                        259.413    
                         arrival time                        -246.136    
  -------------------------------------------------------------------
                         slack                                 13.277    

Slack (MET) :             13.281ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0_1 rise@260.417ns - clk_out1_clk_wiz_0 rise@244.141ns)
  Data Path Delay:        2.833ns  (logic 0.766ns (27.041%)  route 2.067ns (72.959%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 258.943 - 260.417 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 243.301 - 244.141 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                    244.141   244.141 r  
    K17                                               0.000   244.141 r  sysclk (IN)
                         net (fo=0)                   0.000   244.141    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475   245.615 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285   246.900    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759   239.141 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206   241.347    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101   241.448 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853   243.301    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518   243.819 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882   244.701    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124   244.825 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.185   246.010    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I3_O)        0.124   246.134 r  design_1_i/top_0/inst/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000   246.134    design_1_i/top_0/inst/shift_reg[20]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                    260.417   260.417 r  
    K17                                               0.000   260.417 r  sysclk (IN)
                         net (fo=0)                   0.000   260.417    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404   261.821 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   262.983    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814   255.169 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012   257.181    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   257.272 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672   258.943    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[20]/C
                         clock pessimism              0.567   259.510    
                         clock uncertainty           -0.127   259.384    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)        0.031   259.415    design_1_i/top_0/inst/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                        259.415    
                         arrival time                        -246.134    
  -------------------------------------------------------------------
                         slack                                 13.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.091    -0.349    design_1_i/top_0/inst/shift_reg_reg_n_0_[16]
    SLICE_X108Y79        LUT6 (Prop_lut6_I5_O)        0.045    -0.304 r  design_1_i/top_0/inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/top_0/inst/shift_reg[17]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.894    -0.821    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C
                         clock pessimism              0.253    -0.569    
                         clock uncertainty            0.127    -0.442    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.121    -0.321    design_1_i/top_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_1_i/top_0/inst/shift_reg_reg[27]/Q
                         net (fo=1, routed)           0.095    -0.344    design_1_i/top_0/inst/shift_reg_reg_n_0_[27]
    SLICE_X110Y79        LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  design_1_i/top_0/inst/shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/top_0/inst/shift_reg[28]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.897    -0.818    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[28]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.127    -0.441    
    SLICE_X110Y79        FDRE (Hold_fdre_C_D)         0.092    -0.349    design_1_i/top_0/inst/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/data_val_reg[14]/Q
                         net (fo=15, routed)          0.132    -0.308    design_1_i/top_0/inst/data_val[14]
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.045    -0.263 r  design_1_i/top_0/inst/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/top_0/inst/shift_reg[30]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C
                         clock pessimism              0.251    -0.569    
                         clock uncertainty            0.127    -0.442    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.092    -0.350    design_1_i/top_0/inst/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/data_val_reg[14]/Q
                         net (fo=15, routed)          0.131    -0.309    design_1_i/top_0/inst/data_val[14]
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  design_1_i/top_0/inst/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/top_0/inst/shift_reg[29]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C
                         clock pessimism              0.251    -0.569    
                         clock uncertainty            0.127    -0.442    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.091    -0.351    design_1_i/top_0/inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/channel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/channel_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  design_1_i/top_0/inst/channel_cnt_reg[1]/Q
                         net (fo=20, routed)          0.144    -0.295    design_1_i/top_0/inst/channel_cnt_reg[1]
    SLICE_X111Y79        LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  design_1_i/top_0/inst/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/top_0/inst/shift_reg[25]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.897    -0.818    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.127    -0.441    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.092    -0.349    design_1_i/top_0/inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.068%)  route 0.164ns (46.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/inst/shift_reg_reg[15]/Q
                         net (fo=1, routed)           0.164    -0.274    design_1_i/top_0/inst/shift_reg_reg_n_0_[15]
    SLICE_X109Y79        LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  design_1_i/top_0/inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/top_0/inst/shift_reg[16]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.894    -0.821    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.127    -0.421    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.091    -0.330    design_1_i/top_0/inst/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  design_1_i/top_0/inst/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.143    -0.273    design_1_i/top_0/inst/shift_reg_reg_n_0_[5]
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  design_1_i/top_0/inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    design_1_i/top_0/inst/shift_reg[6]_i_1_n_0
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.895    -0.820    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/C
                         clock pessimism              0.240    -0.581    
                         clock uncertainty            0.127    -0.454    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.121    -0.333    design_1_i/top_0/inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.418 f  design_1_i/top_0/inst/sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.243    design_1_i/top_0/inst/sample_cnt[0]
    SLICE_X112Y78        LUT3 (Prop_lut3_I1_O)        0.043    -0.200 r  design_1_i/top_0/inst/sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/top_0/inst/sample_cnt_0[0]
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.127    -0.455    
    SLICE_X112Y78        FDRE (Hold_fdre_C_D)         0.133    -0.322    design_1_i/top_0/inst/sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.609%)  route 0.155ns (45.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/inst/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.155    -0.284    design_1_i/top_0/inst/shift_reg_reg_n_0_[9]
    SLICE_X110Y80        LUT5 (Prop_lut5_I0_O)        0.045    -0.239 r  design_1_i/top_0/inst/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/top_0/inst/shift_reg[10]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.898    -0.817    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[10]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.127    -0.453    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.092    -0.361    design_1_i/top_0/inst/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  design_1_i/top_0/inst/sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.243    design_1_i/top_0/inst/sample_cnt[0]
    SLICE_X112Y78        LUT3 (Prop_lut3_I1_O)        0.043    -0.200 r  design_1_i/top_0/inst/sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/top_0/inst/sample_cnt_0[2]
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.127    -0.455    
    SLICE_X112Y78        FDRE (Hold_fdre_C_D)         0.131    -0.324    design_1_i/top_0/inst/sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.124    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.583ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.016ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.583ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/lrclk_int_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.302ns  (logic 0.766ns (23.198%)  route 2.536ns (76.802%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 79.915 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 r  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 f  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          0.460    66.249    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y78        LUT5 (Prop_lut5_I0_O)        0.124    66.373 r  design_1_i/top_0/inst/lrclk_int_i_1/O
                         net (fo=4, routed)           1.194    67.567    design_1_i/top_0/inst/lrclk_int0
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.680    79.915    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
                         clock pessimism              0.567    80.482    
                         clock uncertainty           -0.127    80.355    
    SLICE_X113Y65        FDRE (Setup_fdre_C_CE)      -0.205    80.150    design_1_i/top_0/inst/lrclk_int_reg
  -------------------------------------------------------------------
                         required time                         80.150    
                         arrival time                         -67.567    
  -------------------------------------------------------------------
                         slack                                 12.583    

Slack (MET) :             12.719ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.436ns  (logic 0.766ns (22.294%)  route 2.670ns (77.706%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 79.909 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.788    67.577    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I3_O)        0.124    67.701 r  design_1_i/top_0/inst/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    67.701    design_1_i/top_0/inst/shift_reg[30]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    79.909    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C
                         clock pessimism              0.607    80.516    
                         clock uncertainty           -0.127    80.389    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.031    80.420    design_1_i/top_0/inst/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         80.420    
                         arrival time                         -67.701    
  -------------------------------------------------------------------
                         slack                                 12.719    

Slack (MET) :             12.720ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/data_val_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.433ns  (logic 0.766ns (22.311%)  route 2.667ns (77.689%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 79.909 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.786    67.574    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y78        LUT6 (Prop_lut6_I2_O)        0.124    67.698 r  design_1_i/top_0/inst/data_val[14]_i_1/O
                         net (fo=1, routed)           0.000    67.698    design_1_i/top_0/inst/data_val[14]_i_1_n_0
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    79.909    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
                         clock pessimism              0.607    80.516    
                         clock uncertainty           -0.127    80.389    
    SLICE_X111Y78        FDRE (Setup_fdre_C_D)        0.029    80.418    design_1_i/top_0/inst/data_val_reg[14]
  -------------------------------------------------------------------
                         required time                         80.418    
                         arrival time                         -67.698    
  -------------------------------------------------------------------
                         slack                                 12.720    

Slack (MET) :             12.891ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.265ns  (logic 0.766ns (23.460%)  route 2.499ns (76.540%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 79.910 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.618    67.406    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X111Y79        LUT6 (Prop_lut6_I0_O)        0.124    67.530 r  design_1_i/top_0/inst/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    67.530    design_1_i/top_0/inst/shift_reg[25]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.675    79.910    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/C
                         clock pessimism              0.607    80.517    
                         clock uncertainty           -0.127    80.390    
    SLICE_X111Y79        FDRE (Setup_fdre_C_D)        0.031    80.421    design_1_i/top_0/inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         80.421    
                         arrival time                         -67.530    
  -------------------------------------------------------------------
                         slack                                 12.891    

Slack (MET) :             12.932ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.221ns  (logic 0.766ns (23.779%)  route 2.455ns (76.221%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 79.909 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.574    67.362    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT5 (Prop_lut5_I3_O)        0.124    67.486 r  design_1_i/top_0/inst/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    67.486    design_1_i/top_0/inst/shift_reg[29]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    79.909    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C
                         clock pessimism              0.607    80.516    
                         clock uncertainty           -0.127    80.389    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.029    80.418    design_1_i/top_0/inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         80.418    
                         arrival time                         -67.486    
  -------------------------------------------------------------------
                         slack                                 12.932    

Slack (MET) :             13.109ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.055ns  (logic 0.766ns (25.076%)  route 2.289ns (74.924%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.407    67.196    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X108Y79        LUT6 (Prop_lut6_I0_O)        0.124    67.320 r  design_1_i/top_0/inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    67.320    design_1_i/top_0/inst/shift_reg[17]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    79.907    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C
                         clock pessimism              0.567    80.474    
                         clock uncertainty           -0.127    80.347    
    SLICE_X108Y79        FDRE (Setup_fdre_C_D)        0.081    80.428    design_1_i/top_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         80.428    
                         arrival time                         -67.320    
  -------------------------------------------------------------------
                         slack                                 13.109    

Slack (MET) :             13.113ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        3.043ns  (logic 0.766ns (25.173%)  route 2.277ns (74.827%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.470ns = ( 79.910 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.395    67.184    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y79        LUT6 (Prop_lut6_I0_O)        0.124    67.308 r  design_1_i/top_0/inst/shift_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    67.308    design_1_i/top_0/inst/shift_reg[22]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.675    79.910    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[22]/C
                         clock pessimism              0.607    80.517    
                         clock uncertainty           -0.127    80.390    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.031    80.421    design_1_i/top_0/inst/shift_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         80.421    
                         arrival time                         -67.308    
  -------------------------------------------------------------------
                         slack                                 13.113    

Slack (MET) :             13.220ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        2.936ns  (logic 0.766ns (26.094%)  route 2.170ns (73.906%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 79.909 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.288    67.076    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X110Y78        LUT6 (Prop_lut6_I0_O)        0.124    67.200 r  design_1_i/top_0/inst/shift_reg[31]_i_2/O
                         net (fo=1, routed)           0.000    67.200    design_1_i/top_0/inst/shift_reg[31]_i_2_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.674    79.909    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C
                         clock pessimism              0.607    80.516    
                         clock uncertainty           -0.127    80.389    
    SLICE_X110Y78        FDRE (Setup_fdre_C_D)        0.031    80.420    design_1_i/top_0/inst/shift_reg_reg[31]
  -------------------------------------------------------------------
                         required time                         80.420    
                         arrival time                         -67.200    
  -------------------------------------------------------------------
                         slack                                 13.220    

Slack (MET) :             13.277ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        2.835ns  (logic 0.766ns (27.022%)  route 2.069ns (72.978%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.187    66.976    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X109Y79        LUT6 (Prop_lut6_I0_O)        0.124    67.100 r  design_1_i/top_0/inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    67.100    design_1_i/top_0/inst/shift_reg[16]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    79.907    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
                         clock pessimism              0.567    80.474    
                         clock uncertainty           -0.127    80.347    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)        0.029    80.376    design_1_i/top_0/inst/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         80.376    
                         arrival time                         -67.100    
  -------------------------------------------------------------------
                         slack                                 13.277    

Slack (MET) :             13.281ns  (required time - arrival time)
  Source:                 design_1_i/top_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.276ns  (clk_out1_clk_wiz_0 rise@81.380ns - clk_out1_clk_wiz_0_1 rise@65.104ns)
  Data Path Delay:        2.833ns  (logic 0.766ns (27.041%)  route 2.067ns (72.959%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns = ( 79.907 - 81.380 ) 
    Source Clock Delay      (SCD):    -0.839ns = ( 64.265 - 65.104 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     65.104    65.104 r  
    K17                                               0.000    65.104 r  sysclk (IN)
                         net (fo=0)                   0.000    65.104    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    66.579 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    67.864    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    60.105 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    62.311    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    62.412 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    64.265    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    64.783 f  design_1_i/top_0/inst/counter_reg[0]/Q
                         net (fo=5, routed)           0.882    65.665    design_1_i/top_0/inst/counter[0]
    SLICE_X112Y80        LUT3 (Prop_lut3_I1_O)        0.124    65.789 r  design_1_i/top_0/inst/lrclk_int_i_3/O
                         net (fo=30, routed)          1.185    66.974    design_1_i/top_0/inst/lrclk_int_i_3_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I3_O)        0.124    67.098 r  design_1_i/top_0/inst/shift_reg[20]_i_1/O
                         net (fo=1, routed)           0.000    67.098    design_1_i/top_0/inst/shift_reg[20]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     81.380    81.380 r  
    K17                                               0.000    81.380 r  sysclk (IN)
                         net (fo=0)                   0.000    81.380    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404    82.785 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    83.946    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    76.132 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    78.144    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    78.235 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    79.907    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[20]/C
                         clock pessimism              0.567    80.474    
                         clock uncertainty           -0.127    80.347    
    SLICE_X109Y79        FDRE (Setup_fdre_C_D)        0.031    80.378    design_1_i/top_0/inst/shift_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         80.378    
                         arrival time                         -67.098    
  -------------------------------------------------------------------
                         slack                                 13.281    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/shift_reg_reg[16]/Q
                         net (fo=1, routed)           0.091    -0.349    design_1_i/top_0/inst/shift_reg_reg_n_0_[16]
    SLICE_X108Y79        LUT6 (Prop_lut6_I5_O)        0.045    -0.304 r  design_1_i/top_0/inst/shift_reg[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    design_1_i/top_0/inst/shift_reg[17]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.894    -0.821    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C
                         clock pessimism              0.253    -0.569    
                         clock uncertainty            0.127    -0.442    
    SLICE_X108Y79        FDRE (Hold_fdre_C_D)         0.121    -0.321    design_1_i/top_0/inst/shift_reg_reg[17]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  design_1_i/top_0/inst/shift_reg_reg[27]/Q
                         net (fo=1, routed)           0.095    -0.344    design_1_i/top_0/inst/shift_reg_reg_n_0_[27]
    SLICE_X110Y79        LUT5 (Prop_lut5_I0_O)        0.045    -0.299 r  design_1_i/top_0/inst/shift_reg[28]_i_1/O
                         net (fo=1, routed)           0.000    -0.299    design_1_i/top_0/inst/shift_reg[28]_i_1_n_0
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.897    -0.818    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[28]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.127    -0.441    
    SLICE_X110Y79        FDRE (Hold_fdre_C_D)         0.092    -0.349    design_1_i/top_0/inst/shift_reg_reg[28]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.299    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.452%)  route 0.132ns (41.548%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/data_val_reg[14]/Q
                         net (fo=15, routed)          0.132    -0.308    design_1_i/top_0/inst/data_val[14]
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.045    -0.263 r  design_1_i/top_0/inst/shift_reg[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/top_0/inst/shift_reg[30]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C
                         clock pessimism              0.251    -0.569    
                         clock uncertainty            0.127    -0.442    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.092    -0.350    design_1_i/top_0/inst/shift_reg_reg[30]
  -------------------------------------------------------------------
                         required time                          0.350    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/data_val_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.636%)  route 0.131ns (41.364%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/data_val_reg[14]/Q
                         net (fo=15, routed)          0.131    -0.309    design_1_i/top_0/inst/data_val[14]
    SLICE_X110Y78        LUT5 (Prop_lut5_I4_O)        0.045    -0.264 r  design_1_i/top_0/inst/shift_reg[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.264    design_1_i/top_0/inst/shift_reg[29]_i_1_n_0
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C
                         clock pessimism              0.251    -0.569    
                         clock uncertainty            0.127    -0.442    
    SLICE_X110Y78        FDRE (Hold_fdre_C_D)         0.091    -0.351    design_1_i/top_0/inst/shift_reg_reg[29]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/channel_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.319%)  route 0.144ns (43.681%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y79        FDRE                                         r  design_1_i/top_0/inst/channel_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141    -0.440 f  design_1_i/top_0/inst/channel_cnt_reg[1]/Q
                         net (fo=20, routed)          0.144    -0.295    design_1_i/top_0/inst/channel_cnt_reg[1]
    SLICE_X111Y79        LUT6 (Prop_lut6_I3_O)        0.045    -0.250 r  design_1_i/top_0/inst/shift_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    design_1_i/top_0/inst/shift_reg[25]_i_1_n_0
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.897    -0.818    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[25]/C
                         clock pessimism              0.251    -0.568    
                         clock uncertainty            0.127    -0.441    
    SLICE_X111Y79        FDRE (Hold_fdre_C_D)         0.092    -0.349    design_1_i/top_0/inst/shift_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.349    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.068%)  route 0.164ns (46.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.274ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/inst/shift_reg_reg[15]/Q
                         net (fo=1, routed)           0.164    -0.274    design_1_i/top_0/inst/shift_reg_reg_n_0_[15]
    SLICE_X109Y79        LUT6 (Prop_lut6_I5_O)        0.045    -0.229 r  design_1_i/top_0/inst/shift_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    design_1_i/top_0/inst/shift_reg[16]_i_1_n_0
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.894    -0.821    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C
                         clock pessimism              0.274    -0.548    
                         clock uncertainty            0.127    -0.421    
    SLICE_X109Y79        FDRE (Hold_fdre_C_D)         0.091    -0.330    design_1_i/top_0/inst/shift_reg_reg[16]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.346%)  route 0.143ns (40.654%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.627    -0.581    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.417 r  design_1_i/top_0/inst/shift_reg_reg[5]/Q
                         net (fo=1, routed)           0.143    -0.273    design_1_i/top_0/inst/shift_reg_reg_n_0_[5]
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045    -0.228 r  design_1_i/top_0/inst/shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.228    design_1_i/top_0/inst/shift_reg[6]_i_1_n_0
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.895    -0.820    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/C
                         clock pessimism              0.240    -0.581    
                         clock uncertainty            0.127    -0.454    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.121    -0.333    design_1_i/top_0/inst/shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.418 f  design_1_i/top_0/inst/sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.243    design_1_i/top_0/inst/sample_cnt[0]
    SLICE_X112Y78        LUT3 (Prop_lut3_I1_O)        0.043    -0.200 r  design_1_i/top_0/inst/sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/top_0/inst/sample_cnt_0[0]
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.127    -0.455    
    SLICE_X112Y78        FDRE (Hold_fdre_C_D)         0.133    -0.322    design_1_i/top_0/inst/sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/shift_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/shift_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.609%)  route 0.155ns (45.391%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/top_0/inst/shift_reg_reg[9]/Q
                         net (fo=1, routed)           0.155    -0.284    design_1_i/top_0/inst/shift_reg_reg_n_0_[9]
    SLICE_X110Y80        LUT5 (Prop_lut5_I0_O)        0.045    -0.239 r  design_1_i/top_0/inst/shift_reg[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.239    design_1_i/top_0/inst/shift_reg[10]_i_1_n_0
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.898    -0.817    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[10]/C
                         clock pessimism              0.238    -0.580    
                         clock uncertainty            0.127    -0.453    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.092    -0.361    design_1_i/top_0/inst/shift_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 design_1_i/top_0/inst/sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.301%)  route 0.174ns (45.699%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y78        FDRE (Prop_fdre_C_Q)         0.164    -0.418 r  design_1_i/top_0/inst/sample_cnt_reg[0]/Q
                         net (fo=4, routed)           0.174    -0.243    design_1_i/top_0/inst/sample_cnt[0]
    SLICE_X112Y78        LUT3 (Prop_lut3_I1_O)        0.043    -0.200 r  design_1_i/top_0/inst/sample_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.200    design_1_i/top_0/inst/sample_cnt_0[2]
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/C
                         clock pessimism              0.238    -0.582    
                         clock uncertainty            0.127    -0.455    
    SLICE_X112Y78        FDRE (Hold_fdre_C_D)         0.131    -0.324    design_1_i/top_0/inst/sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.124    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.688ns  (logic 1.510ns (26.550%)  route 4.178ns (73.450%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         1.510     1.510 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.178     5.688    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X36Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.478     2.657    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.617ns  (logic 1.485ns (26.433%)  route 4.132ns (73.567%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.132     5.617    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X38Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.478     2.657    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.406ns  (logic 1.489ns (27.540%)  route 3.917ns (72.460%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         1.489     1.489 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           3.917     5.406    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X38Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.478     2.657    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.773ns  (logic 1.569ns (32.873%)  route 3.204ns (67.127%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.204     4.773    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X36Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.477     2.656    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.572ns  (logic 0.124ns (7.888%)  route 1.448ns (92.112%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.448     1.448    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y85         LUT1 (Prop_lut1_I0_O)        0.124     1.572 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.572    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.475     2.654    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.630ns  (logic 0.045ns (7.143%)  route 0.585ns (92.857%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.585     0.585    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X34Y85         LUT1 (Prop_lut1_I0_O)        0.045     0.630 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.630    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X34Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.820     1.186    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X34Y85         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.834ns  (logic 0.336ns (18.324%)  route 1.498ns (81.676%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           1.498     1.834    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X36Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.823     1.189    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y90         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.097ns  (logic 0.257ns (12.238%)  route 1.840ns (87.762%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K18                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    K18                  IBUF (Prop_ibuf_I_O)         0.257     0.257 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           1.840     2.097    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X38Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.823     1.189    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.206ns  (logic 0.252ns (11.448%)  route 1.953ns (88.552%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P16                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    P16                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           1.953     2.206    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X38Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.823     1.189    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X38Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.218ns  (logic 0.278ns (12.517%)  route 1.941ns (87.483%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K19                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    K19                  IBUF (Prop_ibuf_I_O)         0.278     0.278 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           1.941     2.218    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X36Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.823     1.189    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X36Y91         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.681ns  (logic 5.119ns (52.876%)  route 4.562ns (47.124%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    G15                  IBUF (Prop_ibuf_I_O)         1.468     1.468 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           2.271     3.739    design_1_i/top_0/inst/sw[0]
    SLICE_X113Y76        LUT3 (Prop_lut3_I1_O)        0.124     3.863 r  design_1_i/top_0/inst/ac_pbdat_INST_0/O
                         net (fo=1, routed)           2.291     6.154    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     9.681 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     9.681    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ac_recdat
                            (input port)
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 1.520ns (56.244%)  route 1.183ns (43.756%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  ac_recdat (IN)
                         net (fo=0)                   0.000     0.000    ac_recdat
    R16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  ac_recdat_IBUF_inst/O
                         net (fo=1, routed)           0.574     0.821    design_1_i/top_0/inst/ac_recdat
    SLICE_X113Y76        LUT3 (Prop_lut3_I2_O)        0.045     0.866 r  design_1_i/top_0/inst/ac_pbdat_INST_0/O
                         net (fo=1, routed)           0.609     1.474    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     2.703 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     2.703    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.251ns  (logic 3.956ns (42.767%)  route 5.294ns (57.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           5.294     8.695    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         3.500    12.196 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.196    leds_4bits_tri_o[2]
    G14                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.139ns  (logic 3.946ns (43.177%)  route 5.193ns (56.823%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           5.193     8.594    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         3.490    12.084 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.084    leds_4bits_tri_o[3]
    D18                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.311ns  (logic 4.175ns (50.234%)  route 4.136ns (49.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.136     7.500    lopt
    M14                  OBUF (Prop_obuf_I_O)         3.756    11.256 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.256    leds_4bits_tri_o[0]
    M14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.433ns  (logic 4.174ns (56.155%)  route 3.259ns (43.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         1.651     2.945    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.419     3.364 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.259     6.623    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         3.755    10.378 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.378    leds_4bits_tri_o[1]
    M15                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.475ns  (logic 1.464ns (59.158%)  route 1.011ns (40.842%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.557     0.893    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           1.011     2.031    lopt_1
    M15                  OBUF (Prop_obuf_I_O)         1.336     3.368 r  leds_4bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.368    leds_4bits_tri_o[1]
    M15                                                               r  leds_4bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.953ns  (logic 1.462ns (49.515%)  route 1.491ns (50.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.557     0.893    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.128     1.021 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           1.491     2.512    lopt
    M14                  OBUF (Prop_obuf_I_O)         1.334     3.846 r  leds_4bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.846    leds_4bits_tri_o[0]
    M14                                                               r  leds_4bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.292ns  (logic 1.332ns (40.478%)  route 1.959ns (59.522%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.557     0.893    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           1.959     2.993    lopt_3
    D18                  OBUF (Prop_obuf_I_O)         1.191     4.184 r  leds_4bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.184    leds_4bits_tri_o[3]
    D18                                                               r  leds_4bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            leds_4bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.421ns  (logic 1.342ns (39.243%)  route 2.078ns (60.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.301ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=644, routed)         0.557     0.893    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X35Y92         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.078     3.112    lopt_2
    G14                  OBUF (Prop_obuf_I_O)         1.201     4.313 r  leds_4bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.313    leds_4bits_tri_o[2]
    G14                                                               r  leds_4bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 fall edge)
                                                     40.690    40.690 f  
    K17                                               0.000    40.690 f  sysclk (IN)
                         net (fo=0)                   0.000    40.690    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    42.165 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    43.450    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    35.691 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    37.897    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    37.998 f  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          3.166    41.164    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    44.692 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    44.692    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 4.107ns (55.995%)  route 3.228ns (44.005%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.851    -0.841    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/shift_reg_reg[31]/Q
                         net (fo=1, routed)           0.937     0.552    design_1_i/top_0/inst/out_data
    SLICE_X113Y76        LUT3 (Prop_lut3_I0_O)        0.124     0.676 r  design_1_i/top_0/inst/ac_pbdat_INST_0/O
                         net (fo=1, routed)           2.291     2.967    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     6.494 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.494    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.357ns  (logic 4.059ns (63.856%)  route 2.298ns (36.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  design_1_i/top_0/inst/bclk_int_reg/Q
                         net (fo=4, routed)           2.298     1.977    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.541     5.518 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.518    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 3.997ns (63.925%)  route 2.256ns (36.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.858    -0.834    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  design_1_i/top_0/inst/lrclk_int_reg/Q
                         net (fo=3, routed)           2.256     1.878    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     5.419 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.419    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.734ns  (logic 4.035ns (70.380%)  route 1.698ns (29.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.858    -0.834    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  design_1_i/top_0/inst/lrclk_int_reg/Q
                         net (fo=3, routed)           1.698     1.320    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     4.900 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     4.900    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0'  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.421ns (80.082%)  route 0.353ns (19.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.632    -0.576    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/lrclk_int_reg/Q
                         net (fo=3, routed)           0.353    -0.081    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.199 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.199    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.383ns (70.282%)  route 0.585ns (29.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.632    -0.576    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/lrclk_int_reg/Q
                         net (fo=3, routed)           0.585     0.150    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.392 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.392    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.406ns (69.649%)  route 0.613ns (30.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  design_1_i/top_0/inst/bclk_int_reg/Q
                         net (fo=4, routed)           0.613     0.197    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.440 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.440    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.414ns (60.177%)  route 0.936ns (39.823%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/shift_reg_reg[31]/Q
                         net (fo=1, routed)           0.327    -0.113    design_1_i/top_0/inst/out_data
    SLICE_X113Y76        LUT3 (Prop_lut3_I0_O)        0.045    -0.068 r  design_1_i/top_0/inst/ac_pbdat_INST_0/O
                         net (fo=1, routed)           0.609     0.540    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.769 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.769    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.001ns  (logic 3.629ns (40.320%)  route 5.372ns (59.680%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 fall edge)
                                                     32.552    32.552 f  
    K17                                               0.000    32.552 f  sysclk (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    34.027 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    35.312    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    27.553 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    29.759    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    29.860 f  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          3.166    33.026    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         3.528    36.554 f  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000    36.554    ac_mclk
    R17                                                               f  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.335ns  (logic 4.107ns (55.995%)  route 3.228ns (44.005%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.851    -0.841    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.456    -0.385 r  design_1_i/top_0/inst/shift_reg_reg[31]/Q
                         net (fo=1, routed)           0.937     0.552    design_1_i/top_0/inst/out_data
    SLICE_X113Y76        LUT3 (Prop_lut3_I0_O)        0.124     0.676 r  design_1_i/top_0/inst/ac_pbdat_INST_0/O
                         net (fo=1, routed)           2.291     2.967    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         3.527     6.494 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     6.494    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.357ns  (logic 4.059ns (63.856%)  route 2.298ns (36.144%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.853    -0.839    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.518    -0.321 r  design_1_i/top_0/inst/bclk_int_reg/Q
                         net (fo=4, routed)           2.298     1.977    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.541     5.518 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     5.518    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.253ns  (logic 3.997ns (63.925%)  route 2.256ns (36.075%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.858    -0.834    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  design_1_i/top_0/inst/lrclk_int_reg/Q
                         net (fo=3, routed)           2.256     1.878    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         3.541     5.419 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     5.419    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.734ns  (logic 4.035ns (70.380%)  route 1.698ns (29.620%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.858    -0.834    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  design_1_i/top_0/inst/lrclk_int_reg/Q
                         net (fo=3, routed)           1.698     1.320    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         3.579     4.900 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     4.900    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                            (clock source 'clk_out1_clk_wiz_0_1'  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_mclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 1.255ns (45.805%)  route 1.485ns (54.195%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.788    -0.419    ac_mclk_OBUF
    R17                  OBUF (Prop_obuf_I_O)         1.229     0.810 r  ac_mclk_OBUF_inst/O
                         net (fo=0)                   0.000     0.810    ac_mclk
    R17                                                               r  ac_mclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_reclrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.774ns  (logic 1.421ns (80.082%)  route 0.353ns (19.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.632    -0.576    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/lrclk_int_reg/Q
                         net (fo=3, routed)           0.353    -0.081    ac_reclrc_OBUF
    Y18                  OBUF (Prop_obuf_I_O)         1.280     1.199 r  ac_reclrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.199    ac_reclrc
    Y18                                                               r  ac_reclrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/lrclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pblrc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.968ns  (logic 1.383ns (70.282%)  route 0.585ns (29.718%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.632    -0.576    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y65        FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  design_1_i/top_0/inst/lrclk_int_reg/Q
                         net (fo=3, routed)           0.585     0.150    ac_pblrc_OBUF
    T19                  OBUF (Prop_obuf_I_O)         1.242     1.392 r  ac_pblrc_OBUF_inst/O
                         net (fo=0)                   0.000     1.392    ac_pblrc
    T19                                                               r  ac_pblrc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/bclk_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_bclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.019ns  (logic 1.406ns (69.649%)  route 0.613ns (30.351%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.628    -0.580    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y80        FDRE                                         r  design_1_i/top_0/inst/bclk_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y80        FDRE (Prop_fdre_C_Q)         0.164    -0.416 r  design_1_i/top_0/inst/bclk_int_reg/Q
                         net (fo=4, routed)           0.613     0.197    ac_bclk_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.242     1.440 r  ac_bclk_OBUF_inst/O
                         net (fo=0)                   0.000     1.440    ac_bclk
    R19                                                               r  ac_bclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/top_0/inst/shift_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Destination:            ac_pbdat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.350ns  (logic 1.414ns (60.177%)  route 0.936ns (39.823%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.626    -0.582    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y78        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  design_1_i/top_0/inst/shift_reg_reg[31]/Q
                         net (fo=1, routed)           0.327    -0.113    design_1_i/top_0/inst/out_data
    SLICE_X113Y76        LUT3 (Prop_lut3_I0_O)        0.045    -0.068 r  design_1_i/top_0/inst/ac_pbdat_INST_0/O
                         net (fo=1, routed)           0.609     0.540    ac_pbdat_OBUF
    R18                  OBUF (Prop_obuf_I_O)         1.228     1.769 r  ac_pbdat_OBUF_inst/O
                         net (fo=0)                   0.000     1.769    ac_pbdat
    R18                                                               r  ac_pbdat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     25.000    25.000 f  
    K17                                               0.000    25.000 f  sysclk (IN)
                         net (fo=0)                   0.000    25.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    26.475 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    27.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    20.001 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    22.207    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    22.308 f  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    24.288    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.291ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.128ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                     20.000    20.000 f  
    K17                                               0.000    20.000 f  sysclk (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475    21.475 f  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285    22.760    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    15.001 f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206    17.207    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    17.308 f  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.980    19.288    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.288ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.375    design_1_i/top_0/inst/inst_new_clk/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X109Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/channel_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/channel_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/channel_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.346ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/lrclk_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.248ns (28.926%)  route 0.608ns (71.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.608     0.856    design_1_i/top_0/inst/rst
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.902    -0.813    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.248ns (23.325%)  route 0.814ns (76.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.814     1.061    design_1_i/top_0/inst/rst
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.248ns (23.325%)  route 0.814ns (76.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.814     1.061    design_1_i/top_0/inst/rst
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.248ns (23.325%)  route 0.814ns (76.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.814     1.061    design_1_i/top_0/inst/rst
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/data_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.248ns (23.081%)  route 0.825ns (76.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.825     1.073    design_1_i/top_0/inst/rst
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.248ns (22.988%)  route 0.829ns (77.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.829     1.077    design_1_i/top_0/inst/rst
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.248ns (22.988%)  route 0.829ns (77.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.829     1.077    design_1_i/top_0/inst/rst
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.248ns (22.988%)  route 0.829ns (77.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.829     1.077    design_1_i/top_0/inst/rst
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.248ns (21.835%)  route 0.886ns (78.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.886     1.134    design_1_i/top_0/inst/rst
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.898    -0.817    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.248ns (21.835%)  route 0.886ns (78.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.886     1.134    design_1_i/top_0/inst/rst
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.898    -0.817    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay            40 Endpoints
Min Delay            40 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[7]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.996ns  (logic 1.480ns (37.028%)  route 2.517ns (62.972%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.517     3.996    design_1_i/top_0/inst/rst
    SLICE_X109Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[8]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/channel_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/channel_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/channel_cnt_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X109Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[16]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[17]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[18]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.698ns  (logic 1.480ns (40.010%)  route 2.219ns (59.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.473ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.340ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.231ns
    Phase Error              (PE):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  rst_IBUF_inst/O
                         net (fo=41, routed)          2.219     3.698    design_1_i/top_0/inst/rst
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     1.404 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.566    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.248 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.236    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.145 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          1.672    -1.473    design_1_i/top_0/inst/ac_mclk
    SLICE_X108Y79        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[19]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/lrclk_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.856ns  (logic 0.248ns (28.926%)  route 0.608ns (71.074%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.608     0.856    design_1_i/top_0/inst/rst
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.902    -0.813    design_1_i/top_0/inst/ac_mclk
    SLICE_X113Y65        FDRE                                         r  design_1_i/top_0/inst/lrclk_int_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.248ns (23.325%)  route 0.814ns (76.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.814     1.061    design_1_i/top_0/inst/rst
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.248ns (23.325%)  route 0.814ns (76.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.814     1.061    design_1_i/top_0/inst/rst
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/sample_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.061ns  (logic 0.248ns (23.325%)  route 0.814ns (76.675%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.814     1.061    design_1_i/top_0/inst/rst
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X112Y78        FDRE                                         r  design_1_i/top_0/inst/sample_cnt_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/data_val_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.073ns  (logic 0.248ns (23.081%)  route 0.825ns (76.919%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.825     1.073    design_1_i/top_0/inst/rst
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y78        FDRE                                         r  design_1_i/top_0/inst/data_val_reg[14]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.248ns (22.988%)  route 0.829ns (77.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.829     1.077    design_1_i/top_0/inst/rst
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[29]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.248ns (22.988%)  route 0.829ns (77.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.829     1.077    design_1_i/top_0/inst/rst
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[30]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.077ns  (logic 0.248ns (22.988%)  route 0.829ns (77.012%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.829     1.077    design_1_i/top_0/inst/rst
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.896    -0.819    design_1_i/top_0/inst/ac_mclk
    SLICE_X110Y78        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[31]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.248ns (21.835%)  route 0.886ns (78.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.886     1.134    design_1_i/top_0/inst/rst
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.898    -0.817    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[12]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            design_1_i/top_0/inst/shift_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@32.552ns period=65.104ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.134ns  (logic 0.248ns (21.835%)  route 0.886ns (78.165%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.817ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    P15                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  rst_IBUF_inst/O
                         net (fo=41, routed)          0.886     1.134    design_1_i/top_0/inst/rst
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  design_1_i/top_0/inst/inst_new_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    design_1_i/top_0/inst/inst_new_clk/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  design_1_i/top_0/inst/inst_new_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    design_1_i/top_0/inst/inst_new_clk/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  design_1_i/top_0/inst/inst_new_clk/inst/clkout1_buf/O
                         net (fo=41, routed)          0.898    -0.817    design_1_i/top_0/inst/ac_mclk
    SLICE_X111Y80        FDRE                                         r  design_1_i/top_0/inst/shift_reg_reg[13]/C





