Generating HDL for page 45.30.01.1 TAKE PRINTER CYCLE at 10/30/2020 4:11:30 PM
No existing test bench file D:\Users\jay\Schematics\IBM1410\VHDL\ALD_45_30_01_1_TAKE_PRINTER_CYCLE_tb.vhdl, generating default test bench code.
Note: DOT Function at 2A has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5C has input level(s) of S, and output level(s) of S, Logic Function set to OR
Note: DOT Function at 5G has input level(s) of S, and output level(s) of S, Logic Function set to OR
Found combinatorial loop (need D FF) at output of gate at 4F
Found combinatorial loop (need D FF) at output of gate at 2F
Removed 5 outputs from Gate at 3C to ignored block(s) or identical signal names
Removed 1 outputs from Gate at 1C to ignored block(s) or identical signal names
Added LAMP signal LAMP_11C8A05
Generating Statement for block at 2A with output pin(s) of OUT_2A_G
	and inputs of MS_CONS_MX_28_POS,MS_CONS_MX_29_POS
	and logic function of NAND
Generating Statement for block at 5B with output pin(s) of OUT_5B_C
	and inputs of MS_CONS_MX_Y2_POS,MS_CONS_MX_Y1_POS,PS_CONS_MX_X6_POS
	and logic function of NAND
Generating Statement for block at 2B with output pin(s) of OUT_2B_C
	and inputs of OUT_4C_K
	and logic function of NOT
Generating Statement for block at 1B with output pin(s) of 
	and inputs of OUT_2B_C
	and logic function of Lamp
Generating Statement for block at 5C with output pin(s) of OUT_5C_C
	and inputs of MS_CONS_MX_Y3_POS,MS_CONS_MX_Y4_POS
	and logic function of NAND
Generating Statement for block at 4C with output pin(s) of OUT_4C_K, OUT_4C_K, OUT_4C_K
	and inputs of OUT_DOT_5C
	and logic function of EQUAL
Generating Statement for block at 3C with output pin(s) of OUT_3C_C
	and inputs of OUT_4C_K
	and logic function of NOT
Generating Statement for block at 1C with output pin(s) of OUT_1C_D
	and inputs of OUT_DOT_2A
	and logic function of NAND
Generating Statement for block at 5D with output pin(s) of OUT_5D_K
	and inputs of MS_CONS_MX_Y5_POS,MS_CONS_MX_Y6_POS
	and logic function of NAND
Generating Statement for block at 2D with output pin(s) of OUT_2D_C
	and inputs of OUT_DOT_5C,OUT_4F_E
	and logic function of NAND
Generating Statement for block at 5E with output pin(s) of OUT_5E_NoPin
	and inputs of PS_CONSOLE_STROBE_GATE,MS_MASTER_ERROR
	and logic function of NAND
Generating Statement for block at 4E with output pin(s) of OUT_4E_G
	and inputs of OUT_5E_NoPin,PS_CONS_MX_32_OR_33_POS
	and logic function of NAND
Generating Statement for block at 3E with output pin(s) of OUT_3E_D
	and inputs of OUT_4E_G,MS_ADDRESS_SET_UNLOCK,PS_PRTR_LOCKED_CND_PROCEED
	and logic function of NAND
Generating Statement for block at 2E with output pin(s) of OUT_2E_E
	and inputs of MS_ALTER_KEYBOARD_UNLOCK,MS_INQUIRY_KEYBOARD_UNLOCK,PS_CONS_PRINTER_NOT_BUSY
	and logic function of NAND
Generating Statement for block at 5F with output pin(s) of OUT_5F_D
	and inputs of PS_START_KEY_2,PS_CONS_CLOCK_2_POS
	and logic function of NAND
Generating Statement for block at 4F with *latched* output pin(s) of OUT_4F_E_Latch, OUT_4F_E_Latch
	and inputs of OUT_5F_D,OUT_2F_C,MS_RESET_DISPLAY_ROUTINE
	and logic function of NAND
Generating Statement for block at 2F with *latched* output pin(s) of OUT_2F_C_Latch
	and inputs of OUT_4F_E,OUT_DOT_5G
	and logic function of NAND
Generating Statement for block at 5G with output pin(s) of OUT_5G_C
	and inputs of MS_START_KEY,PS_DISPLAY_ROUTINE_2,PS_CONS_MX_33_POS
	and logic function of NAND
Generating Statement for block at 5H with output pin(s) of OUT_5H_D
	and inputs of PS_B_CH_WM_BIT_1,PS_CONS_WM_CONTROL
	and logic function of NAND
Generating Statement for block at 2A with output pin(s) of OUT_DOT_2A, OUT_DOT_2A
	and inputs of OUT_2A_G,OUT_2D_C,OUT_3E_D,OUT_2E_E
	and logic function of OR
Generating Statement for block at 5C with output pin(s) of OUT_DOT_5C, OUT_DOT_5C
	and inputs of OUT_5B_C,OUT_5C_C,OUT_5D_K
	and logic function of OR
Generating Statement for block at 5G with output pin(s) of OUT_DOT_5G
	and inputs of OUT_5G_C,OUT_5H_D
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_CONSOLE_HOME_POSITION
	from gate output OUT_4C_K
Generating output sheet edge signal assignment to 
	signal PS_CONSOLE_HOME_POSITION
	from gate output OUT_3C_C
Generating output sheet edge signal assignment to 
	signal PS_TAKE_CONSOLE_PRINTER_CYCLE
	from gate output OUT_1C_D
Generating output sheet edge signal assignment to 
	signal MS_TAKE_CONSOLE_PRINTER_CYCLE
	from gate output OUT_DOT_2A
Generating D Flip Flop for block at 4F
Generating D Flip Flop for block at 2F
