Analysis & Synthesis report for SerDes_Sys
Thu Mar 14 09:12:16 2024
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |SerDes_Sys|noise_state
 12. State Machine - |SerDes_Sys|channel_state
 13. State Machine - |SerDes_Sys|TX:transmitter|grey_encode:gray_encoder_0|bit_idx
 14. Registers Protected by Synthesis
 15. Registers Removed During Synthesis
 16. Removed Registers Triggering Further Register Optimizations
 17. General Register Statistics
 18. Inverted Register Statistics
 19. Multiplexer Restructuring Statistics (Restructuring Performed)
 20. Source assignments for Top-level Entity: |SerDes_Sys
 21. Source assignments for TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 22. Source assignments for TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 23. Source assignments for ISI_channel_ocm:channel
 24. Source assignments for DFE_prl:DFE
 25. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 26. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated
 27. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug
 28. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 29. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 30. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break
 31. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace
 32. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im
 33. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem
 34. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated
 35. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck
 36. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 37. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 38. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk
 39. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 40. Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 41. Source assignments for NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated
 42. Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0
 43. Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 44. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux
 45. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 46. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux
 47. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 48. Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002
 49. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller
 50. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 51. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 52. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001
 53. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 54. Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 55. Source assignments for sld_signaltap:data_flow
 56. Parameter Settings for User Entity Instance: Top-level Entity: |SerDes_Sys
 57. Parameter Settings for User Entity Instance: TX:transmitter|pam_4_encode:pam_encoder_0
 58. Parameter Settings for User Entity Instance: TX:transmitter|prbs31:prbs_0
 59. Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller
 60. Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 61. Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 62. Parameter Settings for User Entity Instance: ISI_channel_ocm:channel
 63. Parameter Settings for User Entity Instance: noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut
 64. Parameter Settings for User Entity Instance: DFE_prl:DFE
 65. Parameter Settings for User Entity Instance: DFE_prl:DFE|decision_maker_prl:DM
 66. Parameter Settings for User Entity Instance: pam_4_decode:pd
 67. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a
 68. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram
 69. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b
 70. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram
 71. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 72. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 73. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram
 74. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram
 75. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 76. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 77. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 78. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 79. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy
 80. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem
 81. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram
 82. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer
 83. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
 84. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
 85. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
 86. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator
 87. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator
 88. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
 89. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
 90. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
 91. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
 92. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
 93. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent
 94. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 95. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo
 96. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent
 97. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor
 98. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo
 99. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode
100. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode
101. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode
102. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode
103. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_004|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode
104. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
105. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
106. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
107. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
108. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
109. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
110. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
111. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
112. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
113. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
114. Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
115. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller
116. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
117. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
118. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001
119. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
120. Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
121. Parameter Settings for Inferred Entity Instance: sld_signaltap:data_flow
122. Parameter Settings for Inferred Entity Instance: DFE_prl:DFE|lpm_divide:Div0
123. altsyncram Parameter Settings by Entity Instance
124. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
125. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001"
126. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
127. Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller"
128. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
129. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
130. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
131. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode"
132. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode"
133. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode"
134. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode"
135. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo"
136. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent"
137. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo"
138. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent"
139. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
140. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
141. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
142. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
143. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator"
144. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator"
145. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
146. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
147. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
148. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_uart_0:uart_0"
149. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem"
150. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy"
151. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
152. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
153. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib"
154. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc"
155. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode"
156. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace"
157. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk"
158. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk"
159. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug"
160. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci"
161. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench"
162. Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0"
163. Port Connectivity Checks: "NIOS_UART:u0"
164. Port Connectivity Checks: "grey_decode:gd"
165. Port Connectivity Checks: "DFE_prl:DFE"
166. Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut"
167. Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"
168. Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise"
169. Port Connectivity Checks: "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
170. Port Connectivity Checks: "TX:transmitter|altera_reset_controller:rst_controller"
171. Signal Tap Logic Analyzer Settings
172. Post-Synthesis Netlist Statistics for Top Partition
173. Post-Synthesis Netlist Statistics for Partition sld_signaltap:data_flow
174. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
175. Elapsed Time Per Partition
176. Connections to In-System Debugging Instance "data_flow"
177. Analysis & Synthesis Messages
178. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+---------------------------------+------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Thu Mar 14 09:12:15 2024          ;
; Quartus Prime Version           ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                   ; SerDes_Sys                                     ;
; Top-level Entity Name           ; SerDes_Sys                                     ;
; Family                          ; Cyclone V                                      ;
; Logic utilization (in ALMs)     ; N/A                                            ;
; Total registers                 ; 14877                                          ;
; Total pins                      ; 27                                             ;
; Total virtual pins              ; 0                                              ;
; Total block memory bits         ; 1,208,320                                      ;
; Total DSP Blocks                ; 9                                              ;
; Total HSSI RX PCSs              ; 0                                              ;
; Total HSSI PMA RX Deserializers ; 0                                              ;
; Total HSSI TX PCSs              ; 0                                              ;
; Total HSSI PMA TX Serializers   ; 0                                              ;
; Total PLLs                      ; 0                                              ;
; Total DLLs                      ; 0                                              ;
+---------------------------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; SerDes_Sys         ; SerDes_Sys         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.75        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.3%      ;
;     Processor 3            ;  13.3%      ;
;     Processor 4            ;  12.3%      ;
;     Processor 5            ;  12.1%      ;
;     Processor 6            ;  11.6%      ;
;     Processor 7            ;  11.6%      ;
;     Processor 8            ;  11.5%      ;
;     Processor 9            ;  11.5%      ;
;     Processor 10           ;  11.5%      ;
;     Processor 11           ;  11.1%      ;
;     Processor 12           ;  11.1%      ;
;     Processor 13           ;  11.1%      ;
;     Processor 14           ;  11.1%      ;
;     Processor 15           ;  11.1%      ;
;     Processor 16           ;  11.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                     ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                       ; Library     ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; rtl/Rx_sim/Rx_prl_ocm.sv                                                                             ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv                                                                             ;             ;
; rtl/Rx_sim/decision_maker_prl.sv                                                                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/decision_maker_prl.sv                                                                     ;             ;
; rtl/channel_sim/channel_model_ocm.sv                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/channel_sim/channel_model_ocm.sv                                                                 ;             ;
; rtl/noise/noise_128.sv                                                                               ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv                                                                               ;             ;
; qsys/NIOS_UART/synthesis/NIOS_UART.v                                                                 ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/NIOS_UART.v                                                                 ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v                                        ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v                                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v                                      ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v                                      ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv                                          ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v                                    ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v                  ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv                       ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv                                      ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv                           ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv                       ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv                           ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv                         ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv                        ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv                            ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v                                          ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv                                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv                              ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv                                    ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv                                    ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv                                ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv                                ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv                               ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv                               ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v                                               ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v                                               ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v                                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v                                          ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v                                         ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v                                         ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v                                     ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v                                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v                  ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v                     ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v                     ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v                 ; NIOS_UART   ;
; qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v                          ; NIOS_UART   ;
; rtl/noise/urng_64.sv                                                                                 ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/urng_64.sv                                                                                 ;             ;
; rtl/noise/noise_wrapper.sv                                                                           ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv                                                                           ;             ;
; rtl/noise/noise.sv                                                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise.sv                                                                                   ;             ;
; qsys/RX/synthesis/submodules/PAM_4_decoder.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/RX/synthesis/submodules/PAM_4_decoder.sv                                                        ; RX          ;
; qsys/RX/synthesis/submodules/gray_decoder.v                                                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/RX/synthesis/submodules/gray_decoder.v                                                          ; RX          ;
; qsys/channel/synthesis/submodules/channel_model.sv                                                   ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/channel/synthesis/submodules/channel_model.sv                                                   ; channel     ;
; qsys/TX/synthesis/TX.v                                                                               ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/TX.v                                                                               ; TX          ;
; qsys/TX/synthesis/submodules/altera_reset_controller.v                                               ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_controller.v                                               ; TX          ;
; qsys/TX/synthesis/submodules/altera_reset_synchronizer.v                                             ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v                                             ; TX          ;
; qsys/TX/synthesis/submodules/prbs.v                                                                  ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/prbs.v                                                                  ; TX          ;
; qsys/TX/synthesis/submodules/gray_encoder.v                                                          ; yes             ; User Verilog HDL File                        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/gray_encoder.v                                                          ; TX          ;
; qsys/TX/synthesis/submodules/PAM_4_encoder.sv                                                        ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/PAM_4_encoder.sv                                                        ; TX          ;
; rtl/SerDes_Sys.sv                                                                                    ; yes             ; User SystemVerilog HDL File                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv                                                                                    ;             ;
; altsyncram.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                           ;             ;
; stratix_ram_block.inc                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                    ;             ;
; lpm_mux.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                              ;             ;
; lpm_decode.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                           ;             ;
; aglobal221.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                                           ;             ;
; a_rdenreg.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                            ;             ;
; altrom.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                               ;             ;
; altram.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                                               ;             ;
; altdpram.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                             ;             ;
; db/altsyncram_msi1.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_msi1.tdf                                                                               ;             ;
; altera_std_synchronizer.v                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                ;             ;
; db/altsyncram_qid1.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_qid1.tdf                                                                               ;             ;
; sld_virtual_jtag_basic.v                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                 ;             ;
; sld_jtag_endpoint_adapter.vhd                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                            ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                                                    ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                        ;             ;
; db/altsyncram_ei92.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_ei92.tdf                                                                               ;             ;
; rtl/mem_prob/311version.hex                                                                          ; yes             ; Auto-Found Memory Initialization File        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex                                                                          ;             ;
; db/decode_0na.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/decode_0na.tdf                                                                                    ;             ;
; db/mux_tib.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/mux_tib.tdf                                                                                       ;             ;
; db/mux_2jb.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/mux_2jb.tdf                                                                                       ;             ;
; sld_signaltap.vhd                                                                                    ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                                        ;             ;
; sld_signaltap_impl.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                                   ;             ;
; sld_ela_control.vhd                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                                      ;             ;
; lpm_shiftreg.tdf                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                         ;             ;
; lpm_constant.inc                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                         ;             ;
; dffeea.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                                                                                               ;             ;
; sld_ela_trigger.tdf                                                                                  ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger.tdf                                                                                                      ;             ;
; db/sld_ela_trigger_eeo.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/sld_ela_trigger_eeo.tdf                                                                           ;             ;
; db/sld_reserved_serdes_sys_data_flow_1_42af.v                                                        ; yes             ; Encrypted Auto-Generated Megafunction        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/sld_reserved_serdes_sys_data_flow_1_42af.v                                                        ;             ;
; lpm_compare.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.tdf                                                                                                          ;             ;
; comptree.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/comptree.inc                                                                                                             ;             ;
; altshift.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                                                             ;             ;
; db/cmpr_k3l.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_k3l.tdf                                                                                      ;             ;
; db/cmpr_22l.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_22l.tdf                                                                                      ;             ;
; db/cmpr_q3l.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_q3l.tdf                                                                                      ;             ;
; db/cmpr_82l.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_82l.tdf                                                                                      ;             ;
; db/cmpr_n3l.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_n3l.tdf                                                                                      ;             ;
; db/cmpr_o3l.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_o3l.tdf                                                                                      ;             ;
; sld_alt_reduction.vhd                                                                                ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_alt_reduction.vhd                                                                                                    ;             ;
; sld_mbpmg.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                                            ;             ;
; sld_ela_trigger_flow_mgr.vhd                                                                         ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                                             ;             ;
; sld_buffer_manager.vhd                                                                               ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                                   ;             ;
; db/altsyncram_qk84.tdf                                                                               ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_qk84.tdf                                                                               ;             ;
; altdpram.tdf                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.tdf                                                                                                             ;             ;
; memmodes.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/others/maxplus2/memmodes.inc                                                                                                           ;             ;
; a_hdffe.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_hdffe.inc                                                                                                              ;             ;
; alt_le_rden_reg.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                                      ;             ;
; altsyncram.inc                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.inc                                                                                                           ;             ;
; lpm_mux.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                                              ;             ;
; muxlut.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muxlut.inc                                                                                                               ;             ;
; bypassff.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                                             ;             ;
; db/mux_dlc.tdf                                                                                       ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/mux_dlc.tdf                                                                                       ;             ;
; lpm_decode.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                                           ;             ;
; declut.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/declut.inc                                                                                                               ;             ;
; lpm_compare.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_compare.inc                                                                                                          ;             ;
; db/decode_vnf.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/decode_vnf.tdf                                                                                    ;             ;
; lpm_counter.tdf                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                                          ;             ;
; lpm_add_sub.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                          ;             ;
; cmpconst.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cmpconst.inc                                                                                                             ;             ;
; lpm_counter.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_counter.inc                                                                                                          ;             ;
; alt_counter_stratix.inc                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                                  ;             ;
; db/cntr_lbi.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cntr_lbi.tdf                                                                                      ;             ;
; db/cmpr_h9c.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_h9c.tdf                                                                                      ;             ;
; db/cntr_22j.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cntr_22j.tdf                                                                                      ;             ;
; db/cntr_89i.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cntr_89i.tdf                                                                                      ;             ;
; db/cmpr_d9c.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_d9c.tdf                                                                                      ;             ;
; db/cntr_kri.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cntr_kri.tdf                                                                                      ;             ;
; db/cmpr_99c.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_99c.tdf                                                                                      ;             ;
; sld_rom_sr.vhd                                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                           ;             ;
; sld_hub.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                              ; altera_sld  ;
; db/ip/sldebe3d027/alt_sld_fab.v                                                                      ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/alt_sld_fab.v                                                                      ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v                                               ; yes             ; Encrypted Auto-Found Verilog HDL File        ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v                                               ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                        ; yes             ; Auto-Found SystemVerilog HDL File            ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                        ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                     ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                   ; yes             ; Encrypted Auto-Found VHDL File               ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                   ; alt_sld_fab ;
; db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                     ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                     ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                         ;             ;
; lpm_divide.tdf                                                                                       ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                                           ;             ;
; abs_divider.inc                                                                                      ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                                                          ;             ;
; sign_div_unsign.inc                                                                                  ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                                                      ;             ;
; db/lpm_divide_7dm.tdf                                                                                ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/lpm_divide_7dm.tdf                                                                                ;             ;
; db/sign_div_unsign_dnh.tdf                                                                           ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/sign_div_unsign_dnh.tdf                                                                           ;             ;
; db/alt_u_div_03f.tdf                                                                                 ; yes             ; Auto-Generated Megafunction                  ; C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/alt_u_div_03f.tdf                                                                                 ;             ;
+------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 12422          ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 14969          ;
;     -- 7 input functions                    ; 26             ;
;     -- 6 input functions                    ; 6695           ;
;     -- 5 input functions                    ; 1697           ;
;     -- 4 input functions                    ; 2951           ;
;     -- <=3 input functions                  ; 3600           ;
;                                             ;                ;
; Dedicated logic registers                   ; 14877          ;
;                                             ;                ;
; I/O pins                                    ; 27             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 1208320        ;
;                                             ;                ;
; Total DSP Blocks                            ; 9              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 13181          ;
; Total fan-out                               ; 139105         ;
; Average fan-out                             ; 4.50           ;
+---------------------------------------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                              ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |SerDes_Sys                                                                                                                             ; 14969 (149)         ; 14877 (109)               ; 1208320           ; 9          ; 27   ; 0            ; |SerDes_Sys                                                                                                                                                                                                                                                                                                                                                                                                                      ; SerDes_Sys                                        ; work         ;
;    |DFE_prl:DFE|                                                                                                                        ; 1143 (151)          ; 367 (211)                 ; 0                 ; 4          ; 0    ; 0            ; |SerDes_Sys|DFE_prl:DFE                                                                                                                                                                                                                                                                                                                                                                                                          ; DFE_prl                                           ; work         ;
;       |decision_maker_prl:DM|                                                                                                           ; 684 (684)           ; 156 (156)                 ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM                                                                                                                                                                                                                                                                                                                                                                                    ; decision_maker_prl                                ; work         ;
;       |lpm_divide:Div0|                                                                                                                 ; 308 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|DFE_prl:DFE|lpm_divide:Div0                                                                                                                                                                                                                                                                                                                                                                                          ; lpm_divide                                        ; work         ;
;          |lpm_divide_7dm:auto_generated|                                                                                                ; 308 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|DFE_prl:DFE|lpm_divide:Div0|lpm_divide_7dm:auto_generated                                                                                                                                                                                                                                                                                                                                                            ; lpm_divide_7dm                                    ; work         ;
;             |sign_div_unsign_dnh:divider|                                                                                               ; 308 (0)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|DFE_prl:DFE|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider                                                                                                                                                                                                                                                                                                                                ; sign_div_unsign_dnh                               ; work         ;
;                |alt_u_div_03f:divider|                                                                                                  ; 308 (308)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|DFE_prl:DFE|lpm_divide:Div0|lpm_divide_7dm:auto_generated|sign_div_unsign_dnh:divider|alt_u_div_03f:divider                                                                                                                                                                                                                                                                                                          ; alt_u_div_03f                                     ; work         ;
;    |ISI_channel_ocm:channel|                                                                                                            ; 38 (38)             ; 173 (173)                 ; 0                 ; 5          ; 0    ; 0            ; |SerDes_Sys|ISI_channel_ocm:channel                                                                                                                                                                                                                                                                                                                                                                                              ; ISI_channel_ocm                                   ; work         ;
;    |NIOS_UART:u0|                                                                                                                       ; 1759 (0)            ; 803 (0)                   ; 583680            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0                                                                                                                                                                                                                                                                                                                                                                                                         ; NIOS_UART                                         ; NIOS_UART    ;
;       |NIOS_UART_mm_interconnect_0:mm_interconnect_0|                                                                                   ; 180 (0)             ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0                       ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux|                                                                              ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0_cmd_demux             ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                      ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                   ; NIOS_UART_mm_interconnect_0_cmd_demux_001         ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002|                                                                      ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                   ; NIOS_UART_mm_interconnect_0_cmd_demux_001         ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux|                                                                          ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                                                                                                                                       ; NIOS_UART_mm_interconnect_0_cmd_demux_001         ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|                                                                              ; 60 (54)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                                                           ; NIOS_UART_mm_interconnect_0_cmd_mux               ; NIOS_UART    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 6 (6)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                              ; altera_merlin_arbitrator                          ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|                                                                                  ; 54 (50)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                                                               ; NIOS_UART_mm_interconnect_0_cmd_mux               ; NIOS_UART    ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                  ; altera_merlin_arbitrator                          ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_router:router|                                                                                    ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                                 ; NIOS_UART_mm_interconnect_0_router                ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_router_001:router_001|                                                                            ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                         ; NIOS_UART_mm_interconnect_0_router_001            ; NIOS_UART    ;
;          |NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|                                                                                  ; 16 (16)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                               ; NIOS_UART_mm_interconnect_0_rsp_mux               ; NIOS_UART    ;
;          |altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|                                                            ; 8 (8)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                             ; NIOS_UART    ;
;          |altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|                                                                          ; 6 (6)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                             ; NIOS_UART    ;
;          |altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|                                                                               ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                             ; NIOS_UART    ;
;          |altera_merlin_master_agent:nios2_gen2_0_data_master_agent|                                                                    ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                                                 ; altera_merlin_master_agent                        ; NIOS_UART    ;
;          |altera_merlin_master_translator:nios2_gen2_0_data_master_translator|                                                          ; 7 (7)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                                                       ; altera_merlin_master_translator                   ; NIOS_UART    ;
;          |altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|                                                   ; 2 (2)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                                                ; altera_merlin_master_translator                   ; NIOS_UART    ;
;          |altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|                                                                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                         ; NIOS_UART    ;
;          |altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|                                                       ; 1 (1)               ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                    ; NIOS_UART    ;
;          |altera_merlin_slave_translator:on_chip_mem_s1_translator|                                                                     ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_translator                    ; NIOS_UART    ;
;          |altera_merlin_slave_translator:uart_0_s1_translator|                                                                          ; 5 (5)               ; 14 (14)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                    ; NIOS_UART    ;
;       |NIOS_UART_nios2_gen2_0:nios2_gen2_0|                                                                                             ; 670 (0)             ; 591 (0)                   ; 10240             ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                                                     ; NIOS_UART_nios2_gen2_0                            ; NIOS_UART    ;
;          |NIOS_UART_nios2_gen2_0_cpu:cpu|                                                                                               ; 670 (479)           ; 591 (307)                 ; 10240             ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                                                      ; NIOS_UART_nios2_gen2_0_cpu                        ; NIOS_UART    ;
;             |NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|                                             ; 191 (5)             ; 284 (80)                  ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                                                        ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci              ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|                      ; 83 (0)              ; 98 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper                                                                                                                                                      ; NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper    ; NIOS_UART    ;
;                   |NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|                     ; 6 (6)               ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk                                                      ; NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk     ; NIOS_UART    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                           ; work         ;
;                   |NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|                           ; 73 (73)             ; 49 (45)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck                                                            ; NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck        ; NIOS_UART    ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                           ; work         ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                           ; work         ;
;                   |sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy                                                                                    ; sld_virtual_jtag_basic                            ; work         ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|                            ; 8 (8)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                                                            ; NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg       ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|                              ; 4 (4)               ; 34 (34)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                                                              ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break        ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|                              ; 6 (6)               ; 11 (7)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                                                              ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug        ; NIOS_UART    ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                         ; altera_std_synchronizer                           ; work         ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                          ; altera_std_synchronizer                           ; work         ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|                                    ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                                                                    ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im           ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace|                            ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                                                            ; NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace       ; NIOS_UART    ;
;                |NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|                                    ; 76 (76)             ; 49 (49)                   ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                                                                    ; NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem           ; NIOS_UART    ;
;                   |NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|                            ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram                                                                           ; NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module   ; NIOS_UART    ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                        ; work         ;
;                         |altsyncram_qid1:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated                  ; altsyncram_qid1                                   ; work         ;
;             |NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                                                         ; NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module ; NIOS_UART    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                ; altsyncram_msi1                                   ; work         ;
;             |NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                                                         ; NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module ; NIOS_UART    ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                   |altsyncram_msi1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024              ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated                                                                                                                                                                                ; altsyncram_msi1                                   ; work         ;
;       |NIOS_UART_on_chip_mem:on_chip_mem|                                                                                               ; 803 (3)             ; 10 (0)                    ; 573440            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem                                                                                                                                                                                                                                                                                                                                                                       ; NIOS_UART_on_chip_mem                             ; NIOS_UART    ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 800 (0)             ; 10 (0)                    ; 573440            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;             |altsyncram_ei92:auto_generated|                                                                                            ; 800 (0)             ; 10 (10)                   ; 573440            ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated                                                                                                                                                                                                                                                                                                              ; altsyncram_ei92                                   ; work         ;
;                |decode_0na:decode2|                                                                                                     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated|decode_0na:decode2                                                                                                                                                                                                                                                                                           ; decode_0na                                        ; work         ;
;                |mux_2jb:mux5|                                                                                                           ; 517 (517)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated|mux_2jb:mux5                                                                                                                                                                                                                                                                                                 ; mux_2jb                                           ; work         ;
;                |mux_tib:mux4|                                                                                                           ; 261 (261)           ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated|mux_tib:mux4                                                                                                                                                                                                                                                                                                 ; mux_tib                                           ; work         ;
;       |NIOS_UART_uart_0:uart_0|                                                                                                         ; 93 (0)              ; 92 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0                                                                                                                                                                                                                                                                                                                                                                                 ; NIOS_UART_uart_0                                  ; NIOS_UART    ;
;          |NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|                                                                              ; 23 (23)             ; 29 (29)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs                                                                                                                                                                                                                                                                                                                                 ; NIOS_UART_uart_0_regs                             ; NIOS_UART    ;
;          |NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|                                                                                  ; 45 (45)             ; 37 (35)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx                                                                                                                                                                                                                                                                                                                                     ; NIOS_UART_uart_0_rx                               ; NIOS_UART    ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                       ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                 ; altera_std_synchronizer                           ; work         ;
;          |NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|                                                                                  ; 25 (25)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx                                                                                                                                                                                                                                                                                                                                     ; NIOS_UART_uart_0_tx                               ; NIOS_UART    ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                              ; altera_reset_controller                           ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                               ; altera_reset_synchronizer                         ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; NIOS_UART    ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 7 (6)               ; 16 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                   ; altera_reset_synchronizer                         ; NIOS_UART    ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; NIOS_UART    ;
;    |TX:transmitter|                                                                                                                     ; 37 (0)              ; 46 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter                                                                                                                                                                                                                                                                                                                                                                                                       ; TX                                                ; TX           ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                ; altera_reset_controller                           ; TX           ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                     ; altera_reset_synchronizer                         ; TX           ;
;       |grey_encode:gray_encoder_0|                                                                                                      ; 5 (5)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|grey_encode:gray_encoder_0                                                                                                                                                                                                                                                                                                                                                                            ; grey_encode                                       ; TX           ;
;       |pam_4_encode:pam_encoder_0|                                                                                                      ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|pam_4_encode:pam_encoder_0                                                                                                                                                                                                                                                                                                                                                                            ; pam_4_encode                                      ; TX           ;
;       |prbs31:prbs_0|                                                                                                                   ; 28 (28)             ; 33 (33)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|TX:transmitter|prbs31:prbs_0                                                                                                                                                                                                                                                                                                                                                                                         ; prbs31                                            ; TX           ;
;    |grey_decode:gd|                                                                                                                     ; 4 (4)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|grey_decode:gd                                                                                                                                                                                                                                                                                                                                                                                                       ; grey_decode                                       ; RX           ;
;    |noise_128_wrapper:noise_wrapper_noise|                                                                                              ; 10116 (9)           ; 8468 (9)                  ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise                                                                                                                                                                                                                                                                                                                                                                                ; noise_128_wrapper                                 ; work         ;
;       |noise_128:noise_128|                                                                                                             ; 10107 (9920)        ; 8459 (8218)               ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128                                                                                                                                                                                                                                                                                                                                                            ; noise_128                                         ; work         ;
;          |urng_64:dut|                                                                                                                  ; 187 (187)           ; 241 (241)                 ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut                                                                                                                                                                                                                                                                                                                                                ; urng_64                                           ; work         ;
;    |pam_4_decode:pd|                                                                                                                    ; 3 (3)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|pam_4_decode:pd                                                                                                                                                                                                                                                                                                                                                                                                      ; pam_4_decode                                      ; RX           ;
;    |sld_hub:auto_hub|                                                                                                                   ; 108 (1)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                     ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 107 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                     ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 107 (0)             ; 106 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                  ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 107 (1)             ; 106 (6)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                              ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 106 (0)             ; 100 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                  ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 106 (69)            ; 100 (72)                  ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                     ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 18 (18)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                             ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 19 (19)             ; 19 (19)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                           ; sld_shadow_jsm                                    ; altera_sld   ;
;    |sld_signaltap:data_flow|                                                                                                            ; 1612 (2)            ; 4798 (610)                ; 624640            ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow                                                                                                                                                                                                                                                                                                                                                                                              ; sld_signaltap                                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                                                           ; 1610 (0)            ; 4188 (0)                  ; 624640            ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                        ; sld_signaltap_impl                                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                                                       ; 1610 (64)           ; 4188 (1302)               ; 624640            ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                 ; sld_signaltap_implb                               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                                                            ; 2 (0)               ; 70 (70)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                  ; altdpram                                          ; work         ;
;                |lpm_decode:wdecoder|                                                                                                    ; 2 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                                                                                                              ; lpm_decode                                        ; work         ;
;                   |decode_vnf:auto_generated|                                                                                           ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                    ; decode_vnf                                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                                                           ; 0 (0)               ; 0 (0)                     ; 624640            ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                |altsyncram_qk84:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 624640            ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qk84:auto_generated                                                                                                                                                                                                                                  ; altsyncram_qk84                                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                                                            ; 0 (0)               ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                                                                                                                  ; lpm_shiftreg                                      ; work         ;
;             |lpm_shiftreg:status_register|                                                                                              ; 17 (17)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                    ; lpm_shiftreg                                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                                                   ; 4 (4)               ; 13 (13)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                         ; serial_crc_16                                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                                                ; 80 (80)             ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                      ; sld_buffer_manager                                ; work         ;
;             |sld_ela_control:ela_control|                                                                                               ; 1377 (1)            ; 2326 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                                                                                                                     ; sld_ela_control                                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                                                ; 0 (0)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                                                                                             ; lpm_shiftreg                                      ; work         ;
;                |sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|                                             ; 1375 (0)            ; 2310 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper                                                                                                                                                                                                          ; sld_ela_trigger                                   ; work         ;
;                   |sld_ela_trigger_eeo:auto_generated|                                                                                  ; 1375 (0)            ; 2310 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated                                                                                                                                                                       ; sld_ela_trigger_eeo                               ; work         ;
;                      |sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|                                                               ; 1375 (391)          ; 2310 (1)                  ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1                                                                                                                    ; sld_reserved_SerDes_Sys_data_flow_1_42af          ; work         ;
;                         |lpm_compare:variable_compare_1047|                                                                             ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_1047                                                                                  ; lpm_compare                                       ; work         ;
;                            |cmpr_k3l:auto_generated|                                                                                    ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_1047|cmpr_k3l:auto_generated                                                          ; cmpr_k3l                                          ; work         ;
;                         |lpm_compare:variable_compare_1050|                                                                             ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_1050                                                                                  ; lpm_compare                                       ; work         ;
;                            |cmpr_k3l:auto_generated|                                                                                    ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_1050|cmpr_k3l:auto_generated                                                          ; cmpr_k3l                                          ; work         ;
;                         |lpm_compare:variable_compare_11|                                                                               ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_11                                                                                    ; lpm_compare                                       ; work         ;
;                            |cmpr_22l:auto_generated|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_11|cmpr_22l:auto_generated                                                            ; cmpr_22l                                          ; work         ;
;                         |lpm_compare:variable_compare_14|                                                                               ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_14                                                                                    ; lpm_compare                                       ; work         ;
;                            |cmpr_22l:auto_generated|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_14|cmpr_22l:auto_generated                                                            ; cmpr_22l                                          ; work         ;
;                         |lpm_compare:variable_compare_247|                                                                              ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_247                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_q3l:auto_generated|                                                                                    ; 85 (85)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_247|cmpr_q3l:auto_generated                                                           ; cmpr_q3l                                          ; work         ;
;                         |lpm_compare:variable_compare_250|                                                                              ; 85 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_250                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_q3l:auto_generated|                                                                                    ; 85 (85)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_250|cmpr_q3l:auto_generated                                                           ; cmpr_q3l                                          ; work         ;
;                         |lpm_compare:variable_compare_281|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_281                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_281|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_284|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_284                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_284|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_315|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_315                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_315|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_318|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_318                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_318|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_331|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_331                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_22l:auto_generated|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_331|cmpr_22l:auto_generated                                                           ; cmpr_22l                                          ; work         ;
;                         |lpm_compare:variable_compare_334|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_334                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_22l:auto_generated|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_334|cmpr_22l:auto_generated                                                           ; cmpr_22l                                          ; work         ;
;                         |lpm_compare:variable_compare_347|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_347                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_22l:auto_generated|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_347|cmpr_22l:auto_generated                                                           ; cmpr_22l                                          ; work         ;
;                         |lpm_compare:variable_compare_350|                                                                              ; 1 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_350                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_22l:auto_generated|                                                                                    ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_350|cmpr_22l:auto_generated                                                           ; cmpr_22l                                          ; work         ;
;                         |lpm_compare:variable_compare_381|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_381                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_381|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_384|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_384                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_384|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_415|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_415                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_415|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_418|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_418                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_418|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_45|                                                                               ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_45                                                                                    ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_45|cmpr_82l:auto_generated                                                            ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_48|                                                                               ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_48                                                                                    ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_48|cmpr_82l:auto_generated                                                            ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_545|                                                                              ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_545                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_k3l:auto_generated|                                                                                    ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_545|cmpr_k3l:auto_generated                                                           ; cmpr_k3l                                          ; work         ;
;                         |lpm_compare:variable_compare_548|                                                                              ; 55 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_548                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_k3l:auto_generated|                                                                                    ; 55 (55)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_548|cmpr_k3l:auto_generated                                                           ; cmpr_k3l                                          ; work         ;
;                         |lpm_compare:variable_compare_579|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_579                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_579|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_582|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_582                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_582|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_613|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_613                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_613|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_616|                                                                              ; 11 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_616                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_82l:auto_generated|                                                                                    ; 11 (11)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_616|cmpr_82l:auto_generated                                                           ; cmpr_82l                                          ; work         ;
;                         |lpm_compare:variable_compare_671|                                                                              ; 18 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_671                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_n3l:auto_generated|                                                                                    ; 18 (18)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_671|cmpr_n3l:auto_generated                                                           ; cmpr_n3l                                          ; work         ;
;                         |lpm_compare:variable_compare_674|                                                                              ; 20 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_674                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_n3l:auto_generated|                                                                                    ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_674|cmpr_n3l:auto_generated                                                           ; cmpr_n3l                                          ; work         ;
;                         |lpm_compare:variable_compare_733|                                                                              ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_733                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_o3l:auto_generated|                                                                                    ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_733|cmpr_o3l:auto_generated                                                           ; cmpr_o3l                                          ; work         ;
;                         |lpm_compare:variable_compare_736|                                                                              ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_736                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_o3l:auto_generated|                                                                                    ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_736|cmpr_o3l:auto_generated                                                           ; cmpr_o3l                                          ; work         ;
;                         |lpm_compare:variable_compare_794|                                                                              ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_794                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_o3l:auto_generated|                                                                                    ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_794|cmpr_o3l:auto_generated                                                           ; cmpr_o3l                                          ; work         ;
;                         |lpm_compare:variable_compare_797|                                                                              ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_797                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_o3l:auto_generated|                                                                                    ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_797|cmpr_o3l:auto_generated                                                           ; cmpr_o3l                                          ; work         ;
;                         |lpm_compare:variable_compare_855|                                                                              ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_855                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_o3l:auto_generated|                                                                                    ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_855|cmpr_o3l:auto_generated                                                           ; cmpr_o3l                                          ; work         ;
;                         |lpm_compare:variable_compare_858|                                                                              ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_858                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_o3l:auto_generated|                                                                                    ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_858|cmpr_o3l:auto_generated                                                           ; cmpr_o3l                                          ; work         ;
;                         |lpm_compare:variable_compare_916|                                                                              ; 21 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_916                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_o3l:auto_generated|                                                                                    ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_916|cmpr_o3l:auto_generated                                                           ; cmpr_o3l                                          ; work         ;
;                         |lpm_compare:variable_compare_919|                                                                              ; 22 (0)              ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_919                                                                                   ; lpm_compare                                       ; work         ;
;                            |cmpr_o3l:auto_generated|                                                                                    ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_compare:variable_compare_919|cmpr_o3l:auto_generated                                                           ; cmpr_o3l                                          ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1001|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1001                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1002|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1002                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1004|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1004                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1005|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1005                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1007|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1007                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1008|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1008                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_100|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_100                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1010|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1010                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1011|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1011                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1013|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1013                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1014|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1014                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1016|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1016                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1017|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1017                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1019|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1019                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1020|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1020                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1022|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1022                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1023|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1023                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1025|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1025                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1026|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1026                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1028|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1028                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1029|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1029                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_102|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_102                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1031|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1031                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1032|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1032                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1034|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1034                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1035|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1035                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1037|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1037                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1038|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1038                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_103|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_103                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1040|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1040                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1041|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1041                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1043|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1043                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1044|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1044                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1045|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1045                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1046|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1046                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1048|                                                                             ; 0 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1048                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1049|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1049                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1051|                                                                             ; 0 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1051                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1052|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1052                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1053|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1053                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1055|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1055                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1056|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1056                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1058|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1058                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1059|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1059                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_105|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_105                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1061|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1061                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1062|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1062                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1064|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1064                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1065|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1065                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1067|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1067                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1068|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1068                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_106|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_106                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1070|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1070                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1071|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1071                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1073|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1073                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1074|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1074                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1076|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1076                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1077|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1077                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1079|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1079                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1080|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1080                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1082|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1082                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1083|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1083                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1085|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1085                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1086|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1086                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1088|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1088                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1089|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1089                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_108|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_108                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1091|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1091                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1092|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1092                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1094|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1094                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1095|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1095                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1097|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1097                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1098|                                                                             ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1098                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_1099|                                                                             ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_1099                                                                                  ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_109|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_109                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_10|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_10                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_111|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_111                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_112|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_112                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_114|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_114                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_115|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_115                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_117|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_117                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_118|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_118                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_120|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_120                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_121|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_121                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_123|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_123                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_124|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_124                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_126|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_126                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_127|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_127                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_129|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_129                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_12|                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_12                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_130|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_130                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_132|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_132                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_133|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_133                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_135|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_135                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_136|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_136                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_138|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_138                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_139|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_139                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_13|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_13                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_141|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_141                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_142|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_142                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_144|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_144                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_145|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_145                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_147|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_147                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_148|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_148                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_150|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_150                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_151|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_151                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_153|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_153                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_154|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_154                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_156|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_156                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_157|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_157                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_159|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_159                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_15|                                                                               ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_15                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_160|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_160                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_162|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_162                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_163|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_163                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_165|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_165                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_166|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_166                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_168|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_168                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_169|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_169                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_16|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_16                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_171|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_171                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_172|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_172                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_174|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_174                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_175|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_175                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_177|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_177                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_178|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_178                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_17|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_17                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_180|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_180                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_181|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_181                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_183|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_183                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_184|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_184                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_186|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_186                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_187|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_187                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_189|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_189                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_190|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_190                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_192|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_192                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_193|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_193                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_195|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_195                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_196|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_196                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_198|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_198                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_199|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_199                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_201|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_201                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_202|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_202                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_204|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_204                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_205|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_205                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_207|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_207                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_208|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_208                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_20|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_20                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_210|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_210                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_211|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_211                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_213|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_213                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_214|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_214                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_216|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_216                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_217|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_217                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_219|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_219                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_21|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_21                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_220|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_220                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_222|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_222                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_223|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_223                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_225|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_225                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_226|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_226                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_228|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_228                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_229|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_229                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_231|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_231                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_232|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_232                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_234|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_234                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_235|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_235                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_237|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_237                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_238|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_238                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_23|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_23                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_240|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_240                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_241|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_241                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_243|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_243                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_244|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_244                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_245|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_245                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_246|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_246                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_248|                                                                              ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_248                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_249|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_249                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_24|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_24                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_251|                                                                              ; 0 (0)               ; 64 (64)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_251                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_252|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_252                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_253|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_253                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_256|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_256                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_257|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_257                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_259|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_259                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_260|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_260                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_262|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_262                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_263|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_263                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_265|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_265                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_266|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_266                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_268|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_268                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_269|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_269                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_26|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_26                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_271|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_271                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_272|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_272                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_274|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_274                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_275|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_275                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_277|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_277                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_278|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_278                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_279|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_279                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_27|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_27                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_280|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_280                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_282|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_282                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_283|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_283                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_285|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_285                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_286|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_286                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_287|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_287                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_290|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_290                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_291|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_291                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_293|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_293                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_294|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_294                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_296|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_296                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_297|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_297                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_299|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_299                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_29|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_29                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_300|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_300                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_302|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_302                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_303|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_303                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_305|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_305                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_306|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_306                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_308|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_308                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_309|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_309                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_30|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_30                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_311|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_311                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_312|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_312                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_313|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_313                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_314|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_314                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_316|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_316                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_317|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_317                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_319|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_319                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_320|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_320                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_321|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_321                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_324|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_324                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_325|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_325                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_327|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_327                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_328|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_328                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_329|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_329                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_32|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_32                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_330|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_330                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_332|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_332                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_333|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_333                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_335|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_335                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_336|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_336                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_337|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_337                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_33|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_33                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_340|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_340                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_341|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_341                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_343|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_343                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_344|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_344                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_345|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_345                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_346|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_346                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_348|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_348                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_349|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_349                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_351|                                                                              ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_351                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_352|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_352                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_353|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_353                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_356|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_356                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_357|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_357                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_359|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_359                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_35|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_35                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_360|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_360                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_362|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_362                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_363|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_363                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_365|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_365                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_366|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_366                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_368|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_368                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_369|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_369                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_36|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_36                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_371|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_371                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_372|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_372                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_374|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_374                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_375|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_375                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_377|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_377                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_378|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_378                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_379|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_379                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_380|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_380                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_382|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_382                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_383|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_383                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_385|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_385                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_386|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_386                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_387|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_387                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_38|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_38                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_390|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_390                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_391|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_391                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_393|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_393                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_394|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_394                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_396|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_396                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_397|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_397                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_399|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_399                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_39|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_39                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_400|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_400                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_402|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_402                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_403|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_403                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_405|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_405                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_406|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_406                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_408|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_408                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_409|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_409                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_411|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_411                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_412|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_412                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_413|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_413                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_414|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_414                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_416|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_416                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_417|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_417                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_419|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_419                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_41|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_41                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_420|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_420                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_421|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_421                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_424|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_424                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_425|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_425                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_427|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_427                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_428|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_428                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_42|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_42                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_430|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_430                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_431|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_431                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_433|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_433                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_434|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_434                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_436|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_436                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_437|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_437                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_439|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_439                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_43|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_43                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_440|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_440                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_442|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_442                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_443|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_443                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_445|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_445                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_446|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_446                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_448|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_448                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_449|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_449                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_44|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_44                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_451|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_451                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_452|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_452                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_454|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_454                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_455|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_455                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_457|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_457                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_458|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_458                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_460|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_460                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_461|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_461                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_463|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_463                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_464|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_464                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_466|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_466                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_467|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_467                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_469|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_469                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_46|                                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_46                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_470|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_470                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_472|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_472                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_473|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_473                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_475|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_475                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_476|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_476                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_478|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_478                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_479|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_479                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_47|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_47                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_481|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_481                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_482|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_482                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_484|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_484                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_485|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_485                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_487|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_487                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_488|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_488                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_490|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_490                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_491|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_491                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_493|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_493                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_494|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_494                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_496|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_496                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_497|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_497                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_499|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_499                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_49|                                                                               ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_49                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_4|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_4                                                                                     ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_500|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_500                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_502|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_502                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_503|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_503                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_505|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_505                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_506|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_506                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_508|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_508                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_509|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_509                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_50|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_50                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_511|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_511                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_512|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_512                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_514|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_514                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_515|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_515                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_517|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_517                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_518|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_518                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_51|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_51                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_520|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_520                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_521|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_521                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_523|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_523                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_524|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_524                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_526|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_526                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_527|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_527                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_529|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_529                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_530|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_530                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_532|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_532                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_533|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_533                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_535|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_535                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_536|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_536                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_538|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_538                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_539|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_539                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_541|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_541                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_542|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_542                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_543|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_543                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_544|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_544                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_546|                                                                              ; 0 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_546                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_547|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_547                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_549|                                                                              ; 0 (0)               ; 40 (40)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_549                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_54|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_54                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_550|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_550                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_551|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_551                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_554|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_554                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_555|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_555                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_557|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_557                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_558|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_558                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_55|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_55                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_560|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_560                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_561|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_561                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_563|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_563                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_564|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_564                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_566|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_566                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_567|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_567                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_569|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_569                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_570|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_570                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_572|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_572                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_573|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_573                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_575|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_575                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_576|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_576                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_577|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_577                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_578|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_578                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_57|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_57                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_580|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_580                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_581|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_581                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_583|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_583                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_584|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_584                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_585|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_585                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_588|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_588                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_589|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_589                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_58|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_58                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_591|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_591                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_592|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_592                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_594|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_594                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_595|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_595                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_597|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_597                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_598|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_598                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_5|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_5                                                                                     ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_600|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_600                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_601|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_601                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_603|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_603                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_604|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_604                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_606|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_606                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_607|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_607                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_609|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_609                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_60|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_60                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_610|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_610                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_611|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_611                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_612|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_612                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_614|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_614                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_615|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_615                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_617|                                                                              ; 0 (0)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_617                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_618|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_618                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_619|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_619                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_61|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_61                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_622|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_622                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_623|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_623                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_625|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_625                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_626|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_626                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_628|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_628                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_629|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_629                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_631|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_631                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_632|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_632                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_634|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_634                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_635|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_635                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_637|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_637                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_638|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_638                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_63|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_63                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_640|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_640                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_641|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_641                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_643|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_643                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_644|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_644                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_646|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_646                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_647|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_647                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_649|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_649                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_64|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_64                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_650|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_650                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_652|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_652                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_653|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_653                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_655|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_655                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_656|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_656                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_658|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_658                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_659|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_659                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_661|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_661                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_662|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_662                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_664|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_664                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_665|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_665                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_667|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_667                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_668|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_668                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_669|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_669                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_66|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_66                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_670|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_670                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_672|                                                                              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_672                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_673|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_673                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_675|                                                                              ; 0 (0)               ; 16 (16)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_675                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_676|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_676                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_677|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_677                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_67|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_67                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_681|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_681                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_682|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_682                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_684|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_684                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_685|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_685                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_687|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_687                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_688|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_688                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_690|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_690                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_691|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_691                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_693|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_693                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_694|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_694                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_696|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_696                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_697|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_697                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_699|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_699                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_69|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_69                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_700|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_700                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_702|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_702                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_703|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_703                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_705|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_705                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_706|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_706                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_708|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_708                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_709|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_709                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_70|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_70                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_711|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_711                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_712|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_712                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_714|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_714                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_715|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_715                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_717|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_717                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_718|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_718                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_720|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_720                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_721|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_721                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_723|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_723                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_724|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_724                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_726|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_726                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_727|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_727                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_729|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_729                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_72|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_72                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_730|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_730                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_731|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_731                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_732|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_732                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_734|                                                                              ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_734                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_735|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_735                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_737|                                                                              ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_737                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_738|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_738                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_739|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_739                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_73|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_73                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_742|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_742                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_743|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_743                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_745|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_745                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_746|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_746                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_748|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_748                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_749|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_749                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_751|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_751                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_752|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_752                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_754|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_754                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_755|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_755                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_757|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_757                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_758|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_758                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_75|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_75                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_760|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_760                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_761|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_761                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_763|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_763                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_764|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_764                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_766|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_766                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_767|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_767                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_769|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_769                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_76|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_76                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_770|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_770                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_772|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_772                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_773|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_773                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_775|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_775                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_776|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_776                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_778|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_778                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_779|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_779                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_781|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_781                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_782|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_782                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_784|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_784                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_785|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_785                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_787|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_787                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_788|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_788                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_78|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_78                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_790|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_790                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_791|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_791                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_792|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_792                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_793|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_793                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_795|                                                                              ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_795                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_796|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_796                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_798|                                                                              ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_798                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_799|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_799                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_79|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_79                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_7|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_7                                                                                     ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_800|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_800                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_803|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_803                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_804|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_804                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_806|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_806                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_807|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_807                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_809|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_809                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_810|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_810                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_812|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_812                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_813|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_813                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_815|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_815                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_816|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_816                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_818|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_818                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_819|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_819                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_81|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_81                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_821|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_821                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_822|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_822                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_824|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_824                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_825|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_825                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_827|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_827                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_828|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_828                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_82|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_82                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_830|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_830                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_831|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_831                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_833|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_833                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_834|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_834                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_836|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_836                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_837|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_837                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_839|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_839                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_840|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_840                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_842|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_842                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_843|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_843                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_845|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_845                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_846|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_846                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_848|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_848                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_849|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_849                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_84|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_84                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_851|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_851                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_852|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_852                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_853|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_853                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_854|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_854                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_856|                                                                              ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_856                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_857|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_857                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_859|                                                                              ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_859                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_85|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_85                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_860|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_860                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_861|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_861                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_864|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_864                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_865|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_865                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_867|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_867                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_868|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_868                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_870|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_870                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_871|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_871                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_873|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_873                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_874|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_874                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_876|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_876                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_877|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_877                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_879|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_879                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_87|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_87                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_880|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_880                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_882|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_882                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_883|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_883                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_885|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_885                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_886|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_886                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_888|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_888                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_889|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_889                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_88|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_88                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_891|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_891                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_892|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_892                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_894|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_894                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_895|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_895                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_897|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_897                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_898|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_898                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_8|                                                                                ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_8                                                                                     ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_900|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_900                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_901|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_901                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_903|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_903                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_904|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_904                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_906|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_906                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_907|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_907                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_909|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_909                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_90|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_90                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_910|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_910                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_912|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_912                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_913|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_913                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_914|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_914                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_915|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_915                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_917|                                                                              ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_917                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_918|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_918                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_91|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_91                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_920|                                                                              ; 0 (0)               ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_920                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_921|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_921                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_922|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_922                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_923|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_923                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_926|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_926                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_927|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_927                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_929|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_929                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_930|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_930                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_932|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_932                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_933|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_933                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_935|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_935                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_936|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_936                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_938|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_938                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_939|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_939                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_93|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_93                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_941|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_941                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_942|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_942                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_944|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_944                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_945|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_945                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_947|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_947                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_948|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_948                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_94|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_94                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_950|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_950                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_951|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_951                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_953|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_953                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_954|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_954                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_956|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_956                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_957|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_957                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_959|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_959                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_960|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_960                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_962|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_962                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_963|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_963                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_965|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_965                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_966|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_966                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_968|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_968                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_969|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_969                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_96|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_96                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_971|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_971                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_972|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_972                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_974|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_974                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_975|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_975                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_977|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_977                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_978|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_978                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_97|                                                                               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_97                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_980|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_980                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_981|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_981                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_983|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_983                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_984|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_984                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_986|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_986                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_987|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_987                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_989|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_989                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_990|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_990                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_992|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_992                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_993|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_993                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_995|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_995                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_996|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_996                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_998|                                                                              ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_998                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_999|                                                                              ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_999                                                                                   ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_99|                                                                               ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_99                                                                                    ; lpm_shiftreg                                      ; work         ;
;                         |lpm_shiftreg:config_shiftreg_9|                                                                                ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|lpm_shiftreg:config_shiftreg_9                                                                                     ; lpm_shiftreg                                      ; work         ;
;                         |sld_alt_reduction:unary_18|                                                                                    ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_18                                                                                         ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_1|                                                                                     ; 22 (22)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_1                                                                                          ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_254|                                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_254                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_288|                                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_288                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_2|                                                                                     ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_2                                                                                          ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_322|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_322                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_338|                                                                                   ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_338                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_354|                                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_354                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_388|                                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_388                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_422|                                                                                   ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_422                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_52|                                                                                    ; 42 (42)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_52                                                                                         ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_552|                                                                                   ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_552                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_586|                                                                                   ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_586                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_620|                                                                                   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_620                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_678|                                                                                   ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_678                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_679|                                                                                   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_679                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_740|                                                                                   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_740                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_801|                                                                                   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_801                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_862|                                                                                   ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_862                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_alt_reduction:unary_924|                                                                                   ; 27 (27)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_alt_reduction:unary_924                                                                                        ; sld_alt_reduction                                 ; work         ;
;                         |sld_mbpmg:mbpm_1000|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1000                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1000|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1003|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1003                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1003|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1006|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1006                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1006|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1009|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1009                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1009|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1012|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1012                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1012|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1015|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1015                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1015|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1018|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1018                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1018|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_101|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_101                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_101|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1021|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1021                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1021|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1024|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1024                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1024|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1027|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1027                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1027|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1030|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1030                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1030|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1033|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1033                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1033|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1036|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1036                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1036|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1039|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1039                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1039|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1042|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1042                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1042|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_104|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_104                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_104|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1054|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1054                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1054|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1057|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1057                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1057|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1060|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1060                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1060|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1063|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1063                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1063|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1066|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1066                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1066|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1069|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1069                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1069|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1072|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1072                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1072|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1075|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1075                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1075|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1078|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1078                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1078|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_107|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_107                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_107|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1081|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1081                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1081|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1084|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1084                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1084|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1087|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1087                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1087|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1090|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1090                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1090|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1093|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1093                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1093|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_1096|                                                                                           ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1096                                                                                                ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_1096|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                          ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_110|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_110                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_110|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_113|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_113                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_113|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_116|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_116                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_116|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_119|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_119                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_119|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_122|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_122                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_122|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_125|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_125                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_125|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_128|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_128                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_128|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_131|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_131                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_131|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_134|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_134                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_134|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_137|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_137                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_137|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_140|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_140                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_140|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_143|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_143                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_143|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_146|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_146                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_146|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_149|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_149                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_149|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_152|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_152                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_152|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_155|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_155                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_155|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_158|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_158                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_158|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_161|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_161                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_161|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_164|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_164                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_164|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_167|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_167                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_167|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_170|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_170                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_170|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_173|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_173                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_173|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_176|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_176                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_176|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_179|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_179                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_179|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_182|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_182                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_182|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_185|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_185                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_185|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_188|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_188                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_188|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_191|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_191                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_191|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_194|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_194                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_194|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_197|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_197                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_197|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_19|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_19                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_19|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_200|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_200                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_200|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_203|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_203                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_203|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_206|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_206                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_206|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_209|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_209                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_209|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_212|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_212                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_212|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_215|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_215                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_215|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_218|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_218                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_218|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_221|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_221                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_221|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_224|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_224                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_224|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_227|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_227                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_227|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_22|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_22                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_230|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_230                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_230|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_233|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_233                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_233|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_236|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_236                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_236|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_239|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_239                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_239|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_242|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_242                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_242|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_255|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_255                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_255|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_258|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_258                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_258|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_25|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_25                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_25|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_261|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_261                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_261|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_264|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_264                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_264|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_267|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_267                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_267|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_270|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_270                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_270|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_273|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_273                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_273|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_276|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_276                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_276|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_289|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_289                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_289|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_28|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_28                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_28|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_292|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_292                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_292|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_295|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_295                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_295|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_298|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_298                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_298|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_301|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_301                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_301|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_304|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_304                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_304|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_307|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_307                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_307|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_310|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_310                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_310|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_31|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_31                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_31|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_323|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_323                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_323|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_326|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_326                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_326|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_339|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_339                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_339|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_342|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_342                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_342|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_34|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_34                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_34|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_355|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_355                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_355|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_358|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_358                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_358|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_361|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_361                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_361|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_364|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_364                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_364|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_367|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_367                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_367|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_370|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_370                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_370|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_373|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_373                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_373|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_376|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_376                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_376|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_37|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_37                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_37|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_389|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_389                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_389|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_392|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_392                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_392|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_395|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_395                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_395|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_398|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_398                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_398|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_3|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_3                                                                                                   ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_3|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                             ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_401|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_401                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_401|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_404|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_404                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_404|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_407|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_407                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_407|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_40|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_40                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_40|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_410|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_410                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_410|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_423|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_423                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_423|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_426|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_426                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_426|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_429|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_429                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_429|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_432|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_432                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_432|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_435|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_435                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_435|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_438|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_438                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_438|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_441|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_441                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_441|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_444|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_444                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_444|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_447|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_447                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_447|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_450|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_450                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_450|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_453|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_453                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_453|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_456|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_456                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_456|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_459|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_459                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_459|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_462|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_462                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_462|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_465|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_465                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_465|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_468|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_468                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_468|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_471|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_471                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_471|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_474|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_474                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_474|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_477|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_477                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_477|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_480|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_480                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_480|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_483|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_483                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_483|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_486|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_486                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_486|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_489|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_489                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_489|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_492|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_492                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_492|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_495|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_495                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_495|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_498|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_498                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_498|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_501|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_501                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_501|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_504|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_504                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_504|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_507|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_507                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_507|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_510|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_510                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_510|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_513|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_513                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_513|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_516|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_516                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_516|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_519|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_519                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_519|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_522|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_522                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_522|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_525|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_525                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_525|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_528|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_528                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_528|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_531|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_531                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_531|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_534|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_534                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_534|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_537|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_537                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_537|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_53|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_53                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_53|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_540|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_540                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_540|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_553|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_553                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_553|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_556|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_556                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_556|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_559|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_559                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_559|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_562|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_562                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_562|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_565|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_565                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_565|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_568|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_568                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_568|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_56|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_56                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_56|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_571|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_571                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_571|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_574|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_574                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_574|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_587|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_587                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_587|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_590|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_590                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_590|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_593|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_593                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_593|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_596|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_596                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_596|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_599|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_599                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_599|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_59|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_59                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_59|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_602|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_602                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_602|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_605|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_605                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_605|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_608|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_608                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_608|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_621|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_621                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_621|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_624|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_624                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_624|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_627|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_627                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_627|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_62|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_62                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_62|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_630|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_630                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_630|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_633|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_633                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_633|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_636|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_636                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_636|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_639|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_639                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_639|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_642|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_642                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_642|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_645|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_645                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_645|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_648|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_648                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_648|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_651|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_651                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_651|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_654|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_654                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_654|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_657|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_657                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_657|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_65|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_65                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_65|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_660|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_660                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_660|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_663|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_663                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_663|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_666|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_666                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_666|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_680|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_680                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_680|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_683|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_683                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_683|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_686|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_686                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_686|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_689|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_689                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_689|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_68|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_68                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_68|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_692|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_692                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_692|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_695|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_695                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_695|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_698|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_698                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_698|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_6|                                                                                              ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_6                                                                                                   ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_6|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                             ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_701|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_701                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_701|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_704|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_704                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_704|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_707|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_707                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_707|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_710|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_710                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_710|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_713|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_713                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_713|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_716|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_716                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_716|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_719|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_719                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_719|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_71|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_71                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_71|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_722|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_722                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_722|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_725|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_725                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_725|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_728|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_728                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_728|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_741|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_741                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_741|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_744|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_744                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_744|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_747|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_747                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_747|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_74|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_74                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_74|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_750|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_750                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_750|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_753|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_753                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_753|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_756|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_756                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_756|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_759|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_759                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_759|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_762|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_762                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_762|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_765|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_765                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_765|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_768|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_768                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_768|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_771|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_771                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_771|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_774|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_774                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_774|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_777|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_777                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_777|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_77|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_77                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_77|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_780|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_780                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_780|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_783|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_783                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_783|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_786|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_786                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_786|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_789|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_789                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_789|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_802|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_802                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_802|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_805|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_805                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_805|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_808|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_808                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_808|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_80|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_80                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_80|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_811|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_811                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_811|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_814|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_814                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_814|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_817|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_817                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_817|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_820|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_820                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_820|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_823|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_823                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_823|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_826|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_826                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_826|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_829|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_829                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_829|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_832|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_832                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_832|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_835|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_835                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_835|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_838|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_838                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_838|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_83|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_83                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_83|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_841|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_841                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_841|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_844|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_844                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_844|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_847|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_847                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_847|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_850|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_850                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_850|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_863|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_863                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_863|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_866|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_866                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_866|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_869|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_869                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_869|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_86|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_86                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_86|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_872|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_872                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_872|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_875|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_875                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_875|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_878|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_878                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_878|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_881|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_881                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_881|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_884|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_884                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_884|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_887|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_887                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_887|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_890|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_890                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_890|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_893|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_893                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_893|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_896|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_896                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_896|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_899|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_899                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_899|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_89|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_89                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_89|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_902|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_902                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_902|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_905|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_905                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_905|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_908|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_908                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_908|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_911|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_911                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_911|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_925|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_925                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_925|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_928|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_928                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_928|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_92|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_92                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_92|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_931|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_931                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_931|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_934|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_934                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_934|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_937|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_937                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_937|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_940|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_940                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_940|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_943|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_943                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_943|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_946|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_946                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_946|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_949|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_949                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_949|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_952|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_952                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_952|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_955|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_955                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_955|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_958|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_958                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_958|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_95|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_95                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_95|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_961|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_961                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_961|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_964|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_964                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_964|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_967|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_967                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_967|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_970|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_970                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_970|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_973|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_973                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_973|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_976|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_976                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_976|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_979|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_979                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_979|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_982|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_982                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_982|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_985|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_985                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_985|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_988|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_988                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_988|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_98|                                                                                             ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_98                                                                                                  ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_98|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                            ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_991|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_991                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_991|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_994|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_994                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_994|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                         |sld_mbpmg:mbpm_997|                                                                                            ; 0 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_997                                                                                                 ; sld_mbpmg                                         ; work         ;
;                            |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                                                      ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1|sld_mbpmg:mbpm_997|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                           ; sld_sbpmg                                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                                                          ; 1 (1)               ; 11 (1)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                       ; sld_ela_trigger_flow_mgr                          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                                                             ; 0 (0)               ; 10 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                                               ; lpm_shiftreg                                      ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|                                          ; 46 (12)             ; 377 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                ; sld_offload_buffer_mgr                            ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                                                              ; 11 (0)              ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                                                                                                                      ; lpm_counter                                       ; work         ;
;                   |cntr_lbi:auto_generated|                                                                                             ; 11 (11)             ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_lbi:auto_generated                                                                                                                                              ; cntr_lbi                                          ; work         ;
;                |lpm_counter:read_pointer_counter|                                                                                       ; 11 (0)              ; 11 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                                                                                                               ; lpm_counter                                       ; work         ;
;                   |cntr_22j:auto_generated|                                                                                             ; 11 (11)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_22j:auto_generated                                                                                                                                                                       ; cntr_22j                                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                                                             ; 7 (0)               ; 5 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                                                                                                                     ; lpm_counter                                       ; work         ;
;                   |cntr_89i:auto_generated|                                                                                             ; 7 (7)               ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_89i:auto_generated                                                                                                                                                             ; cntr_89i                                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                                                ; 3 (0)               ; 1 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                                                                                                        ; lpm_counter                                       ; work         ;
;                   |cntr_kri:auto_generated|                                                                                             ; 3 (3)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                                                                                                                ; cntr_kri                                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                                                       ; 0 (0)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                               ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                                                        ; 1 (1)               ; 305 (305)                 ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                ; lpm_shiftreg                                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                                                     ; 1 (1)               ; 23 (23)                   ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                             ; lpm_shiftreg                                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                                                     ; 20 (20)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                                                                                                           ; sld_rom_sr                                        ; work         ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                           ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                         ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192   ; None                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated|ALTSYNCRAM                                                                                                                                                               ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024   ; None                        ;
; NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                             ; AUTO ; True Dual Port   ; 17920        ; 32           ; 8960         ; 64           ; 573440 ; rtl/mem_prob/311version.hex ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_qk84:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; 2048         ; 305          ; 2048         ; 305          ; 624640 ; None                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------+


+-----------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary  ;
+---------------------------------+-------------+
; Statistic                       ; Number Used ;
+---------------------------------+-------------+
; Two Independent 18x18           ; 1           ;
; Independent 18x18 plus 36       ; 4           ;
; Independent 27x27               ; 4           ;
; Total number of DSP blocks      ; 9           ;
;                                 ;             ;
; Fixed Point Unsigned Multiplier ; 9           ;
+---------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Vendor ; IP Core Name                    ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                               ; IP Include File     ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                               ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                           ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                 ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                               ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                 ;                     ;
; Altera ; Signal Tap                      ; N/A     ; N/A          ; Licensed     ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_eeo:auto_generated|sld_reserved_SerDes_Sys_data_flow_1_42af:mgl_prim1 ;                     ;
; N/A    ; Qsys                            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:transmitter                                                                                                                                                                                                                                                                                    ; qsys/TX.qsys        ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|TX:transmitter|altera_reset_controller:rst_controller                                                                                                                                                                                                                                             ; qsys/TX.qsys        ;
; N/A    ; Qsys                            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0                                                                                                                                                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_irq_mapper               ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_irq_mapper:irq_mapper                                                                                                                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_mm_interconnect          ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                          ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_st_adapter        ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; error_adapter                   ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                            ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                        ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                              ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                           ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                 ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_agent      ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                       ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_master_translator ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                             ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent                                                                                                                                                                                         ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator                                                                                                                                                                               ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router                                                                                                                                                                                              ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001                                                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002                                                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003                                                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_router            ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_004                                                                                                                                                                                      ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_demultiplexer     ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002                                                                                                                                                                                ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                            ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_multiplexer       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_agent       ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent                                                                                                                                                                                              ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_sc_fifo           ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo                                                                                                                                                                                         ; qsys/NIOS_UART.qsys ;
; Altera ; altera_merlin_slave_translator  ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_nios2_gen2               ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                  ; qsys/NIOS_UART.qsys ;
; Altera ; altera_nios2_gen2_unit          ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                   ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_onchip_memory2    ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem                                                                                                                                                                                                                                                    ; qsys/NIOS_UART.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                               ; qsys/NIOS_UART.qsys ;
; Altera ; altera_reset_controller         ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                           ; qsys/NIOS_UART.qsys ;
; Altera ; altera_avalon_uart              ; 22.1    ; N/A          ; N/A          ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0                                                                                                                                                                                                                                                              ; qsys/NIOS_UART.qsys ;
+--------+---------------------------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------+
; State Machine - |SerDes_Sys|noise_state                                                     ;
+-----------------------+----------------------+-----------------------+----------------------+
; Name                  ; noise_state.WAIT_MEM ; noise_state.DONE_WAIT ; noise_state.LOAD_MEM ;
+-----------------------+----------------------+-----------------------+----------------------+
; noise_state.WAIT_MEM  ; 0                    ; 0                     ; 0                    ;
; noise_state.LOAD_MEM  ; 1                    ; 0                     ; 1                    ;
; noise_state.DONE_WAIT ; 1                    ; 1                     ; 0                    ;
+-----------------------+----------------------+-----------------------+----------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------+
; State Machine - |SerDes_Sys|channel_state                                                           ;
+-------------------------+------------------------+-------------------------+------------------------+
; Name                    ; channel_state.WAIT_MEM ; channel_state.DONE_WAIT ; channel_state.LOAD_MEM ;
+-------------------------+------------------------+-------------------------+------------------------+
; channel_state.WAIT_MEM  ; 0                      ; 0                       ; 0                      ;
; channel_state.LOAD_MEM  ; 1                      ; 0                       ; 1                      ;
; channel_state.DONE_WAIT ; 1                      ; 1                       ; 0                      ;
+-------------------------+------------------------+-------------------------+------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |SerDes_Sys|TX:transmitter|grey_encode:gray_encoder_0|bit_idx ;
+------------+------------+------------+----------------------------------------+
; Name       ; bit_idx.00 ; bit_idx.10 ; bit_idx.01                             ;
+------------+------------+------------+----------------------------------------+
; bit_idx.00 ; 0          ; 0          ; 0                                      ;
; bit_idx.01 ; 1          ; 0          ; 1                                      ;
; bit_idx.10 ; 1          ; 1          ; 0                                      ;
+------------+------------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                          ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][15]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][14]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][13]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][12]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][11]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][10]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][9]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][8]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][7]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][6]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][5]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][1]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][0]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][3]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][2]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][4]                                                                                                                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|trigbrktype                                                                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|DRsize[1]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|DRsize[0]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|DRsize[2]                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[0]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[10]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[11]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[12]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[13]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[14]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[15]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[16]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[17]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[18]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[19]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[1]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[20]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[21]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[22]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[23]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[24]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[25]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[26]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[27]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[28]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[29]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[2]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[30]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[31]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[32]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[33]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[34]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[35]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[36]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[37]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[38]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[39]                                                                                                                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[3]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[4]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[5]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][16]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][17]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][18]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][19]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][20]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][21]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][22]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][23]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][24]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][25]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][26]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][27]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][28]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][29]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][30]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[0][31]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][0]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][1]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][2]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][3]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][4]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][5]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][6]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][7]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][8]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][9]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][10]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][11]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][12]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][13]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][14]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][15]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[1][16]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[6]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[7]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[8]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|subtract_result[9]                                                                                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[37]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace|trc_on                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[3]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[35]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[0]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[36]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                              ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][16]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][17]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][18]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][19]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][20]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][21]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][22]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][23]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][24]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][25]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][26]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][27]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][28]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][29]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][30]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[1][31]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][0]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][1]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][2]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][3]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][4]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][5]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][6]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][7]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][8]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][9]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][10]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][11]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][12]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][13]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][14]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][15]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[2][16]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[34]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[25]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|ir[0]                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|ir[1]                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|enable_action_strobe                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[26]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[27]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[28]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                            ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[4]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[1]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[2]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                              ; yes                                                              ; yes                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][1]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][0]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][15]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][14]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][13]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][12]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][11]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][10]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][9]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][8]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][7]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][6]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][5]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][4]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][3]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][2]                                                                                                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[17]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[29]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[30]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[31]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[32]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[33]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[0]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[5]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[2]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[3]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                              ; yes                                                              ; yes                                        ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][16]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][17]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][18]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][19]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][20]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][21]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][22]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][23]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][24]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][25]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][26]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][27]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][28]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][29]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][30]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[4][31]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][16]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][17]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][18]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][19]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][20]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][21]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][22]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][23]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][24]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][25]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][26]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][27]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][28]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][29]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][30]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[1][31]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][31]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][16]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][17]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][18]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][19]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][20]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][21]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][22]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][23]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][24]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][25]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][26]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][27]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][28]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][29]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[0][30]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][16]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][17]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][18]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][19]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][20]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][21]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][22]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][23]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][24]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][25]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][26]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][27]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][28]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][29]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][30]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[2][31]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][0]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][1]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][2]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][3]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][4]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][5]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][6]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][7]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][8]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][9]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][10]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][11]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][12]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][13]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][14]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][15]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[3][16]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[24]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|trigger_state                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[25]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[26]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[27]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[1]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[6]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[4]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                              ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][16]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][17]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][18]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][19]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][20]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][21]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][22]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][23]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][24]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][25]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][26]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][27]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][28]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][29]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][30]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[2][31]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][16]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][17]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][18]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][19]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][20]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][21]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][22]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][23]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][24]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][25]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][26]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][27]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][28]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][29]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][30]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; DFE_prl:DFE|pulse_response[3][31]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; addr2[13]                                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; addr2[12]                                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; addr2[11]                                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; addr2[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[2]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[3]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[4]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[5]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[6]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[7]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[8]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[9]                                                                                                                                                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; addr2[10]                                                                                                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[24]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[28]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[16]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[2]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[7]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                              ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][16]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][17]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][18]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][19]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][20]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][21]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][22]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][23]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][24]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][25]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][26]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][27]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][28]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][29]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][30]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[3][31]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][0]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][1]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][2]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][3]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][4]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][5]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][6]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][7]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][8]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][9]                                                                                                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][10]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][11]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][12]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][13]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][14]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][15]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|isi[4][16]                                                                                                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|waitrequest                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_e1dr                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[19]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[16]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[8]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                               ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[23]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[20]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[18]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[4]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[9]                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                              ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][16]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][17]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][18]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][19]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][20]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][21]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][22]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][23]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][24]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][25]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][26]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][27]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][28]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][29]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][30]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; ISI_channel_ocm:channel|pulse_response[4][31]                                                                                                                                                                                                                                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[23]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|vs_e1dr_d1                                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|vs_uir_d1                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[15]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[21]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[18]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[10]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[8]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                       ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[15]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[22]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                                     ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[11]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                           ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[22]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[10]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[13]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[14]                                                      ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|resetrequest                                                                                                                                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                             ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                         ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                                    ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                          ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                 ; yes                                                              ; yes                                        ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 537                                                                                                                                                                                                                                                                                                                                                                                   ;                                                                  ;                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                             ; Reason for Removal                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; counter_samples[0]                                                                                                                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_chipselect_pre                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[10..15]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_rf_ecc_recoverable_valid                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_rf_ecc_unrecoverable_valid                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[1..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ipending_reg[1..31]                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_cdsr_reg[0..31]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_custom                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_crst                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_ld_ex                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_ctrl_st_ex                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto1          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_goto0          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk|xbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10..15]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[1..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                           ;
; LEDR[2]~reg0                                                                                                                                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[0]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[2]                                                                                                                                                                                                            ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[1]                                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[1]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[2]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[3]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[4]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[5]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[6]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[7]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[8]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[9]  ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[10] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[11] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[12] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[13] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[14] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[15] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[16] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[17] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[18] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[19] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[20] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[21] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[22] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[23] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[24] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[25] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[26] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[27] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[28] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[29] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[30] ; Merged with NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31] ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                      ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][61]                                                                                                                                                      ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][61]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][62]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|delayed_unxsync_rxdxx2                                                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                   ;
; ISI_channel_ocm:channel|i[7]                                                                                                                                                                                                                                              ; Merged with DFE_prl:DFE|i[7]                                                                                                                                                                                                                                                          ;
; ISI_channel_ocm:channel|i[6]                                                                                                                                                                                                                                              ; Merged with DFE_prl:DFE|i[6]                                                                                                                                                                                                                                                          ;
; ISI_channel_ocm:channel|i[5]                                                                                                                                                                                                                                              ; Merged with DFE_prl:DFE|i[5]                                                                                                                                                                                                                                                          ;
; ISI_channel_ocm:channel|i[4]                                                                                                                                                                                                                                              ; Merged with DFE_prl:DFE|i[4]                                                                                                                                                                                                                                                          ;
; ISI_channel_ocm:channel|i[3]                                                                                                                                                                                                                                              ; Merged with DFE_prl:DFE|i[3]                                                                                                                                                                                                                                                          ;
; ISI_channel_ocm:channel|i[2]                                                                                                                                                                                                                                              ; Merged with DFE_prl:DFE|i[2]                                                                                                                                                                                                                                                          ;
; ISI_channel_ocm:channel|i[1]                                                                                                                                                                                                                                              ; Merged with DFE_prl:DFE|i[1]                                                                                                                                                                                                                                                          ;
; ISI_channel_ocm:channel|i[0]                                                                                                                                                                                                                                              ; Merged with DFE_prl:DFE|i[0]                                                                                                                                                                                                                                                          ;
; ISI_channel_ocm:channel|done_wait                                                                                                                                                                                                                                         ; Merged with DFE_prl:DFE|done_wait                                                                                                                                                                                                                                                     ;
; DFE_prl:DFE|signal_out[1]                                                                                                                                                                                                                                                 ; Merged with DFE_prl:DFE|signal_out[0]                                                                                                                                                                                                                                                 ;
; DFE_prl:DFE|signal_out[7]                                                                                                                                                                                                                                                 ; Merged with DFE_prl:DFE|signal_out[5]                                                                                                                                                                                                                                                 ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[7]                                                                                                                                                                                                            ; Merged with TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[5]                                                                                                                                                                                                            ;
; ISI_channel_ocm:channel|count[2]                                                                                                                                                                                                                                          ; Merged with DFE_prl:DFE|count[2]                                                                                                                                                                                                                                                      ;
; ISI_channel_ocm:channel|count[1]                                                                                                                                                                                                                                          ; Merged with DFE_prl:DFE|count[1]                                                                                                                                                                                                                                                      ;
; ISI_channel_ocm:channel|count[0]                                                                                                                                                                                                                                          ; Merged with DFE_prl:DFE|count[0]                                                                                                                                                                                                                                                      ;
; ISI_channel_ocm:channel|count[7]                                                                                                                                                                                                                                          ; Merged with DFE_prl:DFE|count[7]                                                                                                                                                                                                                                                      ;
; ISI_channel_ocm:channel|count[6]                                                                                                                                                                                                                                          ; Merged with DFE_prl:DFE|count[6]                                                                                                                                                                                                                                                      ;
; ISI_channel_ocm:channel|count[5]                                                                                                                                                                                                                                          ; Merged with DFE_prl:DFE|count[5]                                                                                                                                                                                                                                                      ;
; ISI_channel_ocm:channel|count[4]                                                                                                                                                                                                                                          ; Merged with DFE_prl:DFE|count[4]                                                                                                                                                                                                                                                      ;
; ISI_channel_ocm:channel|count[3]                                                                                                                                                                                                                                          ; Merged with DFE_prl:DFE|count[3]                                                                                                                                                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent|hold_waitrequest                                                                                                                              ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                     ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|waitrequest_reset_override                                                                                                              ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                     ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|waitrequest_reset_override                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator|waitrequest_reset_override                                                                                                                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][61]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][62]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][77]                                                                                                                                   ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                   ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                 ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][61]                                                                                                                                                      ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][62]                                                                                                                                                      ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                      ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                  ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                                       ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                                       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ; Merged with NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1]                                                                    ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1..3]                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; DFE_prl:DFE|signal_out[0]                                                                                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; DFE_prl:DFE|decision_maker_prl:DM|difference[3][39]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; DFE_prl:DFE|decision_maker_prl:DM|difference[1][39]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; DFE_prl:DFE|decision_maker_prl:DM|difference[2][39]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; DFE_prl:DFE|decision_maker_prl:DM|difference[0][39]                                                                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[6]                                                                                                                                                                                                            ; Merged with TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]                                                                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[5]                                                                                                                                                                                                            ; Merged with TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]                                                                                                                                                                                                            ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                           ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                               ; Lost fanout                                                                                                                                                                                                                                                                           ;
; channel_state.DONE_WAIT                                                                                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                           ;
; TX:transmitter|grey_encode:gray_encoder_0|bit_idx.00                                                                                                                                                                                                                      ; Lost fanout                                                                                                                                                                                                                                                                           ;
; Total Number of Removed Registers = 281                                                                                                                                                                                                                                   ;                                                                                                                                                                                                                                                                                       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                                                                                          ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[6]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[6]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[7]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[7]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[8]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[8]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[9]                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[9]                                                                                           ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[10]                                                                                          ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[10]                                                                                          ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                            ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                                                                                                      ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                           ; Merged with sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                                                                                                     ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                ;
; Total Number of Removed Registers = 26                                                                                                                                                                                                                                    ;                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                          ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][77]                                                                                                                                ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][55],                                                                                                                         ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][63],                                                                                                                         ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][63]                                                                                                                          ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][77]                                                                                                                                              ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][55],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][63],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                        ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][77]                                                                                                                                                   ; Lost Fanouts              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][77],                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ;                           ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                         ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[13]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[13]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[12]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[12]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[11]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[11]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[10]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[10]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W1_rf_ecc_recoverable_valid                                                                                                                                                            ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[31]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[31]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[30]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[30]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[29]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[29]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[28]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[28]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[27]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[27]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[26]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[26]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[25]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[25]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[24]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[24]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[23]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[23]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[22]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[22]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[21]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[21]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[20]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[20]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[19]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[19]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[18]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[18]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[17]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[17]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[16]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[16]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[15]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[15]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[14]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[14]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[13]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[13]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[12]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[12]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[11]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[11]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[10]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[10]                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[9]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[9]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[8]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[8]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[7]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[7]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[6]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[6]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[5]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[5]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[4]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[4]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[3]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[3]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[2]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[2]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; counter_samples[0]                                                                                                                                                                                                                                                     ; Stuck at GND              ; LEDR[2]~reg0                                                                                                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk|dbrk_break ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[15]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[15]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][76]                                                                                                                                                   ; Lost Fanouts              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][76]                                                                                                                                             ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs|readdata[14]                                                                                                                                                                      ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|av_readdata_pre[14]                                                                                                                               ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][62]                                                                                                                                                   ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_ienable_reg[1]                                                                                                                                                                       ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_control_rd_data[1]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][63]                                                                                                                                                   ; Lost Fanouts              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][63]                                                                                                                                             ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                              ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[1][93]                                                                                                                                                   ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo|mem[0][93]                                                                                                                                             ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][93]                                                                                                                                ; Stuck at GND              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][93]                                                                                                                          ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count_zero_flag                                                                                                                                       ; Stuck at VCC              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|share_count[0]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                                           ; Stuck at VCC              ; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                                            ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ;                                                                                                                                                                                                                                                                  ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                  ; Stuck at GND              ; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                                                                                                           ;
;                                                                                                                                                                                                                                                                        ; due to stuck port data_in ; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 14877 ;
; Number of registers using Synchronous Clear  ; 890   ;
; Number of registers using Synchronous Load   ; 624   ;
; Number of registers using Asynchronous Clear ; 3134  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11698 ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|txd                                                                                                                                                                                                                                            ; 1       ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|pre_txd                                                                                                                                                                                                                                        ; 2       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; 42      ;
; TX:transmitter|prbs31:prbs_0|sr[27]                                                                                                                                                                                                                                                                                             ; 3       ;
; TX:transmitter|prbs31:prbs_0|sr[30]                                                                                                                                                                                                                                                                                             ; 2       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent|hold_waitrequest                                                                                                                                                                                           ; 10      ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[1]                                                                                                                                                                                                                                                     ; 1       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                         ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[29]                                                                                                                                                                                                                                                                                             ; 1       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                          ; 6       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                                                                        ; 2       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator|waitrequest_reset_override                                                                                                                                                                                  ; 6       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                  ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[2]                                                                                                                                                                                                                                                     ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                  ; 4       ;
; TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                         ; 1       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                  ; 6       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                     ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                         ; 1       ;
; NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                         ; 2       ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|tx_ready                                                                                                                                                                                                                                       ; 6       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|r_sync_rst_chain[3]                                                                                                                                                                                                                                                     ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                  ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                      ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                         ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                      ; 4       ;
; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[0]                                                        ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                  ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[23]                                                                                                                                                                                                                                                                                             ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                         ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                      ; 1       ;
; NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|tx_shift_empty                                                                                                                                                                                                                                 ; 2       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                      ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[21]                                                                                                                                                                                                                                                                                             ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                          ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                           ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[19]                                                                                                                                                                                                                                                                                             ; 1       ;
; NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                           ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[18]                                                                                                                                                                                                                                                                                             ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[16]                                                                                                                                                                                                                                                                                             ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[13]                                                                                                                                                                                                                                                                                             ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[10]                                                                                                                                                                                                                                                                                             ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[8]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[4]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[3]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[2]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[1]                                                                                                                                                                                                                                                                                              ; 1       ;
; TX:transmitter|prbs31:prbs_0|sr[0]                                                                                                                                                                                                                                                                                              ; 1       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 3       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]                                                                                                                                                          ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10]                                                                                                                                                         ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11]                                                                                                                                                         ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]                                                                                                                                                          ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]                                                                                                                                                          ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]                                                                                                                                                          ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]                                                                                                                                                          ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]                                                                                                                                                          ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]                                                                                                                                                          ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]                                                                                                                                                          ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                          ; 1       ;
; sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                          ; 1       ;
; Total number of inverted registers = 65                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 129:1              ; 7 bits    ; 602 LEs       ; 595 LEs              ; 7 LEs                  ; Yes        ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[7]                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|D_iw[15]                                                                                                                                                                                                                                                                         ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                                                                                                                                                                                                              ;
; 17:1               ; 64 bits   ; 704 LEs       ; 704 LEs              ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated|mux_2jb:mux5|l5_w49_n0_mux_dataout                                                                                                                                                                                                                       ;
; 17:1               ; 32 bits   ; 352 LEs       ; 352 LEs              ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated|mux_tib:mux4|l5_w30_n0_mux_dataout                                                                                                                                                                                                                       ;
; 3:1                ; 70 bits   ; 140 LEs       ; 0 LEs                ; 140 LEs                ; Yes        ; |SerDes_Sys|counter_samples[46]                                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 68 bits   ; 136 LEs       ; 0 LEs                ; 136 LEs                ; Yes        ; |SerDes_Sys|ISI_channel_ocm:channel|isi[3][12]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|ISI_channel_ocm:channel|signal_out[6]                                                                                                                                                                                                                                                                                                                            ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|d_byteenable[3]                                                                                                                                                                                                                                                                  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|ISI_channel_ocm:channel|signal_out[3]                                                                                                                                                                                                                                                                                                                            ;
; 64:1               ; 2 bits    ; 84 LEs        ; 4 LEs                ; 80 LEs                 ; Yes        ; |SerDes_Sys|pam_4_decode:pd|symbol_out[1]                                                                                                                                                                                                                                                                                                                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|ISI_channel_ocm:channel|ShiftRight0                                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|R_logic_op[1]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src1[18]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|F_pc[7]                                                                                                                                                                                                                                                                          ;
; 4:1                ; 11 bits   ; 22 LEs        ; 0 LEs                ; 22 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src2[13]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_alu_result[17]                                                                                                                                                                                                                                                                 ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|D_dst_regnum[3]                                                                                                                                                                                                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|E_logic_result[2]                                                                                                                                                                                                                                                                ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|W_rf_wr_data[31]                                                                                                                                                                                                                                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]                                                                                                                                                                                                                  ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|readdata[3]                                                                                                                                                                                        ;
; 4:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonAReg[5]                                                                                                     ;
; 4:1                ; 22 bits   ; 44 LEs        ; 0 LEs                ; 44 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[3]                                                                                                     ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|MonDReg[29]                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]                                                                                        ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |SerDes_Sys|NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ;
; 3:1                ; 80 bits   ; 160 LEs       ; 0 LEs                ; 160 LEs                ; Yes        ; |SerDes_Sys|DFE_prl:DFE|subtract_result[29]                                                                                                                                                                                                                                                                                                                                  ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|DFE_prl:DFE|subtract_result[6]                                                                                                                                                                                                                                                                                                                                   ;
; 4:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |SerDes_Sys|addr2[11]                                                                                                                                                                                                                                                                                                                                                        ;
; 4:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM|difference[3][8]                                                                                                                                                                                                                                                                                                               ;
; 4:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM|difference[1][33]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM|difference[2][31]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM|difference[0][28]                                                                                                                                                                                                                                                                                                              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|decision_maker_prl:DM|feedback_value[3]                                                                                                                                                                                                                                                                                                              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SerDes_Sys|DFE_prl:DFE|ShiftLeft0                                                                                                                                                                                                                                                                                                                                           ;
; 3:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SerDes_Sys|TX:transmitter|prbs31:prbs_0|sr[5]                                                                                                                                                                                                                                                                                                                               ;
; 3:1                ; 78 bits   ; 156 LEs       ; 0 LEs                ; 156 LEs                ; Yes        ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z3[14]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 98 bits   ; 196 LEs       ; 98 LEs               ; 98 LEs                 ; Yes        ; |SerDes_Sys|noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|z2[36]                                                                                                                                                                                                                                                                                     ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |SerDes_Sys|TX:transmitter|prbs31:prbs_0|sr[19]                                                                                                                                                                                                                                                                                                                              ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |SerDes_Sys|TX:transmitter|grey_encode:gray_encoder_0|bit_idx                                                                                                                                                                                                                                                                                                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                   ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                                                             ;
; 4:1                ; 32 bits   ; 64 LEs        ; 0 LEs                ; 64 LEs                 ; Yes        ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[13]                                                                                                                                                                                                                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                                                       ;
; 4:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[0]                                                                                                                                                                                                       ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                                                                                                            ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |SerDes_Sys|sld_signaltap:data_flow|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][9]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                   ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][1]                                   ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                      ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]         ;
; 6:1                ; 8 bits    ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]                                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                     ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                              ;
; 28:1               ; 4 bits    ; 72 LEs        ; 52 LEs               ; 20 LEs                 ; Yes        ; |SerDes_Sys|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Source assignments for Top-level Entity: |SerDes_Sys ;
+-------------------+-------+------+-------------------+
; Assignment        ; Value ; From ; To                ;
+-------------------+-------+------+-------------------+
; PRESERVE_REGISTER ; on    ; -    ; addr2[1]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[0]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[2]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[3]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[4]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[5]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[6]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[7]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[8]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[9]          ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[10]         ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[11]         ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[12]         ;
; PRESERVE_REGISTER ; on    ; -    ; addr2[13]         ;
+-------------------+-------+------+-------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Source assignments for ISI_channel_ocm:channel           ;
+-------------------+-------+------+-----------------------+
; Assignment        ; Value ; From ; To                    ;
+-------------------+-------+------+-----------------------+
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][16] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][15] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][14] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][13] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][12] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][11] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][10] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][9]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][8]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][7]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][6]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][5]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][4]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][3]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][2]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][1]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][0]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][16] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][16] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][17] ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][16]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][15]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][14]            ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][16] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][17] ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][13]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][12]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][11]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][10]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][9]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][8]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][7]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][6]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][5]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][4]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][3]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][2]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][1]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[1][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][16]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][15]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][14]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][13]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][12]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][11]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][10]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][9]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][8]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][7]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][6]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][5]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][4]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][3]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][2]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][1]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[2][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][16]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][15]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][14]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][13]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][12]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][11]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][10]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][9]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][8]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][7]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][6]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][5]             ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][16] ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][4]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][3]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][2]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][1]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[3][0]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][16]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][15]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][14]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][13]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][12]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][11]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][10]            ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][9]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][8]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][7]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][6]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][5]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][4]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][3]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][2]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][1]             ;
; PRESERVE_REGISTER ; on    ; -    ; isi[4][0]             ;
+-------------------+-------+------+-----------------------+


+----------------------------------------------------------+
; Source assignments for DFE_prl:DFE                       ;
+-------------------+-------+------+-----------------------+
; Assignment        ; Value ; From ; To                    ;
+-------------------+-------+------+-----------------------+
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][16] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][15] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][14] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][13] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][12] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][11] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][10] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][9]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][8]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][7]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][6]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][5]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][4]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][3]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][2]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][1]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[0][0]  ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[1][16] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[2][16] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][17] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[3][16] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][31] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][30] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][29] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][28] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][27] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][26] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][25] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][24] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][23] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][22] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][21] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][20] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][19] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][18] ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][17] ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[39]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[38]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[37]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[36]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[35]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[34]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[33]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[32]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[31]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[30]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[29]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[28]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[27]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[26]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[25]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[24]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[23]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[22]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[21]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[20]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[19]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[18]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[17]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[16]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[15]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[14]   ;
; PRESERVE_REGISTER ; on    ; -    ; pulse_response[4][16] ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[13]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[12]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[11]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[10]   ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[9]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[8]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[7]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[6]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[5]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[4]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[3]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[2]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[1]    ;
; PRESERVE_REGISTER ; on    ; -    ; subtract_result[0]    ;
+-------------------+-------+------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                             ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; monitor_go~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; resetrequest~reg0                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; break_on_reset                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_break                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; resetlatch~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_ready~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_error~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                   ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trigger_state                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; trigbrktype~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                           ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_on~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_wrap~reg0                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                       ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                        ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd_d1                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_wr                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_access                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[10]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[9]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[8]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[7]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[6]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[5]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[4]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[3]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[2]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                           ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                           ;
; PRESERVE_REGISTER       ; on          ; -    ; waitrequest~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                              ;
+-------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                               ;
; PRESERVE_REGISTER       ; on          ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0 ;
+-----------------------------+-------+------+----------------+
; Assignment                  ; Value ; From ; To             ;
+-----------------------------+-------+------+----------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF   ; -    ; -              ;
+-----------------------------+-------+------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                        ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                               ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                            ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                   ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                       ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                      ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                    ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller ;
+-------------------+-------+------+-----------------------------------------+
; Assignment        ; Value ; From ; To                                      ;
+-------------------+-------+------+-----------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]  ;
+-------------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                 ;
+-------------------+-------+------+------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                             ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001 ;
+-------------------+-------+------+---------------------------------------------+
; Assignment        ; Value ; From ; To                                          ;
+-------------------+-------+------+---------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]      ;
+-------------------+-------+------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------+
; Source assignments for sld_signaltap:data_flow ;
+-----------------+-------+------+---------------+
; Assignment      ; Value ; From ; To            ;
+-----------------+-------+------+---------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -             ;
+-----------------+-------+------+---------------+


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |SerDes_Sys ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; WAIT_MEM       ; 00    ; Unsigned Binary                                   ;
; LOAD_MEM       ; 01    ; Unsigned Binary                                   ;
; DONE_WAIT      ; 10    ; Unsigned Binary                                   ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|pam_4_encode:pam_encoder_0 ;
+-------------------+-------+------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                       ;
+-------------------+-------+------------------------------------------------------------+
; SIGNAL_RESOLUTION ; 8     ; Signed Integer                                             ;
; SYMBOL_SEPERATION ; 56    ; Signed Integer                                             ;
+-------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|prbs31:prbs_0 ;
+----------------+-----------------------------------+----------------------+
; Parameter Name ; Value                             ; Type                 ;
+----------------+-----------------------------------+----------------------+
; SEED           ; 001101000101011010010010100011111 ; Unsigned Binary      ;
+----------------+-----------------------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                        ;
+---------------------------+----------+-------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                              ;
+---------------------------+----------+-------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ISI_channel_ocm:channel ;
+-----------------------+-------+--------------------------------------+
; Parameter Name        ; Value ; Type                                 ;
+-----------------------+-------+--------------------------------------+
; PULSE_RESPONSE_LENGTH ; 5     ; Signed Integer                       ;
; SIGNAL_RESOLUTION     ; 8     ; Signed Integer                       ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer                       ;
+-----------------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut ;
+----------------+------------------------------------------------------------------+--------------------------------+
; Parameter Name ; Value                                                            ; Type                           ;
+----------------+------------------------------------------------------------------+--------------------------------+
; SEED0          ; 0100010111010000000000001111111111111111111100000000010111111111 ; Unsigned Binary                ;
; SEED1          ; 1111111111111100101111111111111111011000000000000000011010000000 ; Unsigned Binary                ;
; SEED2          ; 1111111111011010001101010000000000000000111111101001010111111111 ; Unsigned Binary                ;
+----------------+------------------------------------------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFE_prl:DFE ;
+-----------------------+-------+--------------------------+
; Parameter Name        ; Value ; Type                     ;
+-----------------------+-------+--------------------------+
; PULSE_RESPONSE_LENGTH ; 5     ; Signed Integer           ;
; SIGNAL_RESOLUTION     ; 8     ; Signed Integer           ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer           ;
+-----------------------+-------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DFE_prl:DFE|decision_maker_prl:DM ;
+-----------------------+-------+------------------------------------------------+
; Parameter Name        ; Value ; Type                                           ;
+-----------------------+-------+------------------------------------------------+
; PULSE_RESPONSE_LENGTH ; 5     ; Signed Integer                                 ;
; SIGNAL_RESOLUTION     ; 8     ; Signed Integer                                 ;
; SYMBOL_SEPERATION     ; 56    ; Signed Integer                                 ;
+-----------------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pam_4_decode:pd ;
+-------------------+-------+----------------------------------+
; Parameter Name    ; Value ; Type                             ;
+-------------------+-------+----------------------------------+
; SIGNAL_RESOLUTION ; 8     ; Signed Integer                   ;
; SYMBOL_SEPERATION ; 56    ; Signed Integer                   ;
+-------------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                            ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                    ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                 ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                          ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                          ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_msi1      ; Untyped                                                                                                                                                                                 ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                  ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
; CBXI_PARAMETER                     ; altsyncram_qid1      ; Untyped                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                        ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                              ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                      ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem ;
+----------------+-----------------------------+----------------------------------------------+
; Parameter Name ; Value                       ; Type                                         ;
+----------------+-----------------------------+----------------------------------------------+
; INIT_FILE      ; rtl/mem_prob/311version.hex ; String                                       ;
+----------------+-----------------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram ;
+------------------------------------+-----------------------------+----------------------------------------------------+
; Parameter Name                     ; Value                       ; Type                                               ;
+------------------------------------+-----------------------------+----------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                           ; Untyped                                            ;
; AUTO_CARRY_CHAINS                  ; ON                          ; AUTO_CARRY                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                         ; IGNORE_CARRY                                       ;
; AUTO_CASCADE_CHAINS                ; ON                          ; AUTO_CASCADE                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                         ; IGNORE_CASCADE                                     ;
; WIDTH_BYTEENA                      ; 1                           ; Untyped                                            ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT             ; Untyped                                            ;
; WIDTH_A                            ; 32                          ; Signed Integer                                     ;
; WIDTHAD_A                          ; 15                          ; Signed Integer                                     ;
; NUMWORDS_A                         ; 17920                       ; Signed Integer                                     ;
; OUTDATA_REG_A                      ; UNREGISTERED                ; Untyped                                            ;
; ADDRESS_ACLR_A                     ; NONE                        ; Untyped                                            ;
; OUTDATA_ACLR_A                     ; NONE                        ; Untyped                                            ;
; WRCONTROL_ACLR_A                   ; NONE                        ; Untyped                                            ;
; INDATA_ACLR_A                      ; NONE                        ; Untyped                                            ;
; BYTEENA_ACLR_A                     ; NONE                        ; Untyped                                            ;
; WIDTH_B                            ; 64                          ; Signed Integer                                     ;
; WIDTHAD_B                          ; 14                          ; Signed Integer                                     ;
; NUMWORDS_B                         ; 8960                        ; Signed Integer                                     ;
; INDATA_REG_B                       ; CLOCK1                      ; Untyped                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                      ; Untyped                                            ;
; RDCONTROL_REG_B                    ; CLOCK1                      ; Untyped                                            ;
; ADDRESS_REG_B                      ; CLOCK1                      ; Untyped                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED                ; Untyped                                            ;
; BYTEENA_REG_B                      ; CLOCK1                      ; Untyped                                            ;
; INDATA_ACLR_B                      ; NONE                        ; Untyped                                            ;
; WRCONTROL_ACLR_B                   ; NONE                        ; Untyped                                            ;
; ADDRESS_ACLR_B                     ; NONE                        ; Untyped                                            ;
; OUTDATA_ACLR_B                     ; NONE                        ; Untyped                                            ;
; RDCONTROL_ACLR_B                   ; NONE                        ; Untyped                                            ;
; BYTEENA_ACLR_B                     ; NONE                        ; Untyped                                            ;
; WIDTH_BYTEENA_A                    ; 4                           ; Signed Integer                                     ;
; WIDTH_BYTEENA_B                    ; 8                           ; Signed Integer                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                        ; Untyped                                            ;
; BYTE_SIZE                          ; 8                           ; Signed Integer                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                   ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ        ; Untyped                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ        ; Untyped                                            ;
; INIT_FILE                          ; rtl/mem_prob/311version.hex ; Untyped                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A                      ; Untyped                                            ;
; MAXIMUM_DEPTH                      ; 17920                       ; Signed Integer                                     ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                      ; Untyped                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                      ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                      ; Untyped                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                      ; Untyped                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN             ; Untyped                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN             ; Untyped                                            ;
; ENABLE_ECC                         ; FALSE                       ; Untyped                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                       ; Untyped                                            ;
; WIDTH_ECCSTATUS                    ; 3                           ; Untyped                                            ;
; DEVICE_FAMILY                      ; Cyclone V                   ; Untyped                                            ;
; CBXI_PARAMETER                     ; altsyncram_ei92             ; Untyped                                            ;
+------------------------------------+-----------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                  ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                        ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                        ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                        ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                        ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                        ;
; AV_REGISTERINCOMINGSIGNALS  ; 1     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                        ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                        ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 19    ; Signed Integer                                                                                                                               ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                               ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                               ;
; UAV_ADDRESS_W               ; 19    ; Signed Integer                                                                                                                               ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                               ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                               ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                               ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                               ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                               ;
; USE_READDATAVALID           ; 0     ; Signed Integer                                                                                                                               ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                               ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                               ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                               ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                               ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                               ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                               ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                               ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                               ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                     ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 1     ; Signed Integer                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                     ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                     ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 15    ; Signed Integer                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                          ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                          ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                          ;
; UAV_ADDRESS_W                  ; 19    ; Signed Integer                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                ;
; ID                        ; 0     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 75    ; Signed Integer                                                                                                                       ;
; PKT_QOS_L                 ; 75    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_H       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_DATA_SIDEBAND_L       ; 73    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_H       ; 72    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_SIDEBAND_L       ; 72    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_H               ; 87    ; Signed Integer                                                                                                                       ;
; PKT_CACHE_L               ; 84    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_H           ; 80    ; Signed Integer                                                                                                                       ;
; PKT_THREAD_ID_L           ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                       ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_H          ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BURST_TYPE_L          ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_EXCLUSIVE       ; 60    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                       ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                       ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                       ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                       ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                       ;
; ID                        ; 1     ; Signed Integer                                                                                                                       ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                       ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                       ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                       ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                       ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                       ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                       ;
; PKT_ADDR_W                ; 19    ; Signed Integer                                                                                                                       ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_W              ; 2     ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_W             ; 2     ; Signed Integer                                                                                                                       ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                          ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                         ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                         ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                     ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                           ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                           ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 74    ; Signed Integer                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                     ;
; PKT_ADDR_H                ; 54    ; Signed Integer                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                     ;
; PKT_TRANS_LOCK            ; 59    ; Signed Integer                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 55    ; Signed Integer                                                                                                     ;
; PKT_TRANS_POSTED          ; 56    ; Signed Integer                                                                                                     ;
; PKT_TRANS_WRITE           ; 57    ; Signed Integer                                                                                                     ;
; PKT_TRANS_READ            ; 58    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_H              ; 77    ; Signed Integer                                                                                                     ;
; PKT_SRC_ID_L              ; 76    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_H             ; 79    ; Signed Integer                                                                                                     ;
; PKT_DEST_ID_L             ; 78    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_H           ; 66    ; Signed Integer                                                                                                     ;
; PKT_BURSTWRAP_L           ; 64    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_H            ; 63    ; Signed Integer                                                                                                     ;
; PKT_BYTE_CNT_L            ; 61    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_H          ; 83    ; Signed Integer                                                                                                     ;
; PKT_PROTECTION_L          ; 81    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 89    ; Signed Integer                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 88    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_H          ; 69    ; Signed Integer                                                                                                     ;
; PKT_BURST_SIZE_L          ; 67    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 90    ; Signed Integer                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 92    ; Signed Integer                                                                                                     ;
; ST_DATA_W                 ; 93    ; Signed Integer                                                                                                     ;
; ST_CHANNEL_W              ; 3     ; Signed Integer                                                                                                     ;
; ADDR_W                    ; 19    ; Signed Integer                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                     ;
; FIFO_DATA_W               ; 94    ; Signed Integer                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 19    ; Signed Integer                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                ;
; BITS_PER_SYMBOL     ; 94    ; Signed Integer                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                ;
; DATA_WIDTH          ; 94    ; Signed Integer                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 2     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_004|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                  ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                        ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                              ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                    ;
; SCHEME         ; round-robin ; String                                                                                                                                            ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                    ;
+----------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                  ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                        ;
+----------------+-------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                   ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                         ;
; SCHEME         ; no-arb ; String                                                                                                                                                 ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                         ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                           ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                 ;
; SCHEME         ; no-arb ; String                                                                                                                                                         ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                 ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                          ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                              ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                    ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                    ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                    ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                    ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                    ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                    ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                    ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                    ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                    ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                    ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                    ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                    ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                    ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                    ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                    ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                    ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+-----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                      ;
+---------------------------+----------+-----------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                            ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                            ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                    ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                            ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                            ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                            ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                            ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                            ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                            ;
+---------------------------+----------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                    ;
; DEPTH          ; 2     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:data_flow                                     ;
+-------------------------------------------------+-------------------------------------------+----------------+
; Parameter Name                                  ; Value                                     ; Type           ;
+-------------------------------------------------+-------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                             ; String         ;
; sld_node_info                                   ; 805334529                                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                           ; String         ;
; SLD_IP_VERSION                                  ; 6                                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                         ; Signed Integer ;
; sld_data_bits                                   ; 305                                       ; Untyped        ;
; sld_trigger_bits                                ; 305                                       ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                                         ; Untyped        ;
; sld_sample_depth                                ; 2048                                      ; Untyped        ;
; sld_segment_size                                ; 2048                                      ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                      ; Untyped        ;
; sld_state_bits                                  ; 11                                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                         ; Signed Integer ;
; sld_trigger_level                               ; 1                                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_SerDes_Sys_data_flow_1_42af, ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                         ; Untyped        ;
; sld_ram_pipeline                                ; 0                                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                      ; String         ;
; sld_inversion_mask_length                       ; 25                                        ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000                 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                 ; String         ;
; sld_state_flow_use_generated                    ; 0                                         ; Untyped        ;
; sld_current_resource_width                      ; 1                                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 305                                       ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                         ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: DFE_prl:DFE|lpm_divide:Div0 ;
+------------------------+----------------+------------------------------------+
; Parameter Name         ; Value          ; Type                               ;
+------------------------+----------------+------------------------------------+
; LPM_WIDTHN             ; 16             ; Untyped                            ;
; LPM_WIDTHD             ; 16             ; Untyped                            ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                            ;
; LPM_PIPELINE           ; 0              ; Untyped                            ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                            ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                            ;
; CBXI_PARAMETER         ; lpm_divide_7dm ; Untyped                            ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                            ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                            ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                     ;
+------------------------+----------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                                                                                                                                                                                                                                                                                                    ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                            ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                          ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                             ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                                                                                                                                                                                                                                                                      ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_A                         ; 17920                                                                                                                                                                                                                                                                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- WIDTH_B                            ; 64                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- NUMWORDS_B                         ; 8960                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller_001" ;
+----------------+-------+----------+-------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                         ;
+----------------+-------+----------+-------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                    ;
+----------------+-------+----------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                     ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|altera_reset_controller:rst_controller" ;
+----------------+-------+----------+---------------------------------------------+
; Port           ; Type  ; Severity ; Details                                     ;
+----------------+-------+----------+---------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                ;
+----------------+-------+----------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                            ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                            ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                     ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                  ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:on_chip_mem_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                            ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                             ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:on_chip_mem_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                    ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                               ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:uart_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                       ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                        ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:uart_0_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                               ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                          ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                     ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                              ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                               ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                               ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                            ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                       ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                       ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                       ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                              ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                         ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                               ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                         ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                               ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_readdatavalid       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                  ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_uart_0:uart_0"                                                                             ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem" ;
+--------+-------+----------+------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                        ;
+--------+-------+----------+------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                   ;
+--------+-------+----------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                              ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                             ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                        ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                           ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                               ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                    ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                        ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                     ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                         ;
+------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                        ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                            ;
+--------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                          ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                              ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench" ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                                                                                               ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; F_pcb[1..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; i_address[1..0] ; Input  ; Info     ; Stuck at GND                                                                                                                                          ;
; test_has_ended  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+------------------------------------------+
; Port          ; Type   ; Severity ; Details                                  ;
+---------------+--------+----------+------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                   ;
+---------------+--------+----------+------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "NIOS_UART:u0"                                                                                                                                                                                                 ;
+----------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                             ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; on_chip_mem_reset2_reset_req     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on_chip_mem_reset2_reset_req[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; on_chip_mem_s2_chipselect        ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on_chip_mem_s2_chipselect[-1]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; on_chip_mem_s2_clken             ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; on_chip_mem_s2_clken[-1]         ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; on_chip_mem_s2_write             ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
; on_chip_mem_s2_byteenable        ; Input ; Info     ; Explicitly unconnected                                                                                                                                                             ;
+----------------------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "grey_decode:gd"                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; data_out       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data_out_valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DFE_prl:DFE"                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; done_wait ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut"               ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; valid ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128"                                                        ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; noise_counter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "noise_128_wrapper:noise_wrapper_noise"                                                                            ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; noise_counter ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Port Connectivity Checks: "TX:transmitter|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+----------------------------------------------+
; Port           ; Type   ; Severity ; Details                                      ;
+----------------+--------+----------+----------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                       ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                 ;
+----------------+--------+----------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Tap Logic Analyzer Settings                                                                                                                                                                                                                                   ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 1              ; data_flow     ; 305                 ; 305              ; 2048         ; 1        ; continuous             ; sequential           ; 1                  ; 1                           ; no              ; no               ; no                       ;
+----------------+---------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 9973                        ;
;     CLR               ; 223                         ;
;     CLR SCLR          ; 63                          ;
;     CLR SCLR SLD      ; 11                          ;
;     CLR SLD           ; 62                          ;
;     ENA               ; 8499                        ;
;     ENA CLR           ; 225                         ;
;     ENA CLR SCLR      ; 35                          ;
;     ENA CLR SLD       ; 26                          ;
;     ENA SCLR          ; 544                         ;
;     ENA SCLR SLD      ; 22                          ;
;     ENA SLD           ; 9                           ;
;     SCLR              ; 84                          ;
;     SLD               ; 32                          ;
;     plain             ; 138                         ;
; arriav_lcell_comb     ; 13250                       ;
;     arith             ; 427                         ;
;         0 data inputs ; 28                          ;
;         1 data inputs ; 172                         ;
;         2 data inputs ; 62                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 15                          ;
;         5 data inputs ; 119                         ;
;     extend            ; 23                          ;
;         7 data inputs ; 23                          ;
;     normal            ; 12617                       ;
;         0 data inputs ; 16                          ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 2487                        ;
;         3 data inputs ; 360                         ;
;         4 data inputs ; 2431                        ;
;         5 data inputs ; 1299                        ;
;         6 data inputs ; 5997                        ;
;     shared            ; 183                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 160                         ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 17                          ;
;         4 data inputs ; 1                           ;
; arriav_mac            ; 9                           ;
; boundary_port         ; 341                         ;
; stratixv_ram_block    ; 672                         ;
;                       ;                             ;
; Max LUT depth         ; 39.40                       ;
; Average LUT depth     ; 8.88                        ;
+-----------------------+-----------------------------+


+-------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:data_flow ;
+-----------------------+-------------------------------------------------+
; Type                  ; Count                                           ;
+-----------------------+-------------------------------------------------+
; arriav_ff             ; 4798                                            ;
;     CLR               ; 6                                               ;
;     CLR SLD           ; 349                                             ;
;     ENA               ; 75                                              ;
;     ENA CLR           ; 2047                                            ;
;     ENA CLR SCLR      ; 34                                              ;
;     ENA SCLR          ; 35                                              ;
;     ENA SCLR SLD      ; 33                                              ;
;     ENA SLD           ; 36                                              ;
;     SCLR SLD          ; 14                                              ;
;     plain             ; 2169                                            ;
; arriav_lcell_comb     ; 1612                                            ;
;     arith             ; 95                                              ;
;         0 data inputs ; 4                                               ;
;         1 data inputs ; 90                                              ;
;         2 data inputs ; 1                                               ;
;     extend            ; 2                                               ;
;         7 data inputs ; 2                                               ;
;     normal            ; 1515                                            ;
;         0 data inputs ; 2                                               ;
;         1 data inputs ; 12                                              ;
;         2 data inputs ; 65                                              ;
;         3 data inputs ; 19                                              ;
;         4 data inputs ; 485                                             ;
;         5 data inputs ; 254                                             ;
;         6 data inputs ; 678                                             ;
; boundary_port         ; 1609                                            ;
; stratixv_ram_block    ; 305                                             ;
;                       ;                                                 ;
; Max LUT depth         ; 9.00                                            ;
; Average LUT depth     ; 4.33                                            ;
+-----------------------+-------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 106                                      ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 18                                       ;
;     ENA CLR SCLR SLD  ; 8                                        ;
;     ENA CLR SLD       ; 22                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 108                                      ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 107                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 21                                       ;
;         3 data inputs ; 17                                       ;
;         4 data inputs ; 19                                       ;
;         5 data inputs ; 25                                       ;
;         6 data inputs ; 20                                       ;
; boundary_port         ; 173                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.33                                     ;
+-----------------------+------------------------------------------+


+----------------------------------------+
; Elapsed Time Per Partition             ;
+-------------------------+--------------+
; Partition Name          ; Elapsed Time ;
+-------------------------+--------------+
; Top                     ; 00:00:37     ;
; sld_signaltap:data_flow ; 00:00:06     ;
; sld_hub:auto_hub        ; 00:00:00     ;
+-------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "data_flow"                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------+---------------+-----------+-------------------------+-------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                               ; Type          ; Status    ; Partition Name          ; Netlist Type Used ; Actual Connection                                                                  ; Details                                                                                                                                                        ;
+------------------------------------------------------------------------------------+---------------+-----------+-------------------------+-------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; CLOCK_50                                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; CLOCK_50                                                                           ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[0]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[0]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[11]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[11]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[12]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[12]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[13]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[13]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[14]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[14]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[15]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[15]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[16]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[16]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[17]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[17]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[18]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[18]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[19]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[19]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[1]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[1]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[20]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[20]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[21]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[21]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[22]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[22]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[23]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[23]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[24]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[24]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[25]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[25]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[26]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[26]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[27]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[27]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[28]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[28]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[29]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[29]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[2]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[2]~1                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[2]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[2]~1                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[30]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[30]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[31]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[31]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[32]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[32]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[33]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[33]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[34]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[34]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[35]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[35]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[36]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[36]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[37]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[37]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[38]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[38]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[39]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[39]                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[3]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[3]~2                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[3]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[3]~2                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[4]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[4]~3                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[4]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[4]~3                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[5]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[5]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[6]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[6]~4                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[6]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[6]~4                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[7]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[7]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[8]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[8]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[9]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[9]                                ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|decision_maker_prl:DM|feedback_value[10]~0                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[1][0]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][0]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][10]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][10]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][11]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][11]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][12]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][12]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][13]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][13]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][14]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][14]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][15]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][15]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][16]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][16]                                                             ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][1]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][1]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][2]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][2]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][3]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][3]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][4]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][4]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][5]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][5]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][6]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][6]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][7]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][7]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][8]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][8]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][9]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[1][9]                                                              ; pre-synthesis ; missing   ; Top                     ; post-synthesis    ; GND                                                                                ; The name does not exist in your design or refers to an invalid hierarchy or bus element.  You may have modified your design after creating the debug instance. ;
; DFE_prl:DFE|isi[2][0]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][0]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][0]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][0]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][10]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][10]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][10]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][10]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][11]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][11]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][11]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][11]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][12]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][12]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][12]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][12]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][13]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][13]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][13]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][13]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][14]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][14]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][14]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][14]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][15]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][15]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][15]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][15]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][16]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][16]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][16]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][16]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][1]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][1]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][1]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][1]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][2]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][2]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][2]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][2]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][3]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][3]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][3]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][3]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][4]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][4]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][4]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][4]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][5]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][5]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][5]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][5]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][6]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][6]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][6]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][6]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][7]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][7]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][7]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][7]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][8]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][8]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][8]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][8]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][9]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][9]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[2][9]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[2][9]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][0]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][0]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][0]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][0]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][10]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][10]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][10]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][10]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][11]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][11]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][11]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][11]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][12]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][12]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][12]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][12]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][13]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][13]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][13]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][13]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][14]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][14]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][14]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][14]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][15]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][15]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][15]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][15]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][16]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][16]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][16]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][16]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][1]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][1]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][1]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][1]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][2]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][2]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][2]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][2]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][3]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][3]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][3]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][3]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][4]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][4]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][4]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][4]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][5]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][5]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][5]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][5]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][6]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][6]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][6]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][6]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][7]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][7]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][7]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][7]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][8]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][8]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][8]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][8]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][9]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][9]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[3][9]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[3][9]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][0]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][0]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][0]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][0]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][10]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][10]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][10]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][10]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][11]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][11]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][11]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][11]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][12]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][12]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][12]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][12]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][13]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][13]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][13]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][13]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][14]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][14]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][14]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][14]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][15]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][15]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][15]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][15]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][16]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][16]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][16]                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][16]                                                             ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][1]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][1]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][1]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][1]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][2]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][2]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][2]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][2]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][3]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][3]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][3]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][3]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][4]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][4]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][4]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][4]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][5]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][5]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][5]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][5]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][6]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][6]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][6]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][6]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][7]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][7]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][7]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][7]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][8]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][8]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][8]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][8]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][9]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][9]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|isi[4][9]                                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|isi[4][9]                                                              ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[0]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[0]~0                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[0]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[0]~0                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[10]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[10]~1                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[10]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[10]~1                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[11]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[11]~2                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[11]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[11]~2                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[12]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[12]~3                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[12]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[12]~3                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[13]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[13]~4                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[13]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[13]~4                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[14]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[14]~5                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[14]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[14]~5                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[15]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[15]~6                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[15]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[15]~6                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[1]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[1]~7                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[1]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[1]~7                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[2]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[2]~8                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[2]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[2]~8                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[3]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[3]~9                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[3]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[3]~9                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[4]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[4]~10                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[4]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[4]~10                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[5]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[5]~11                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[5]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[5]~11                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[6]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[6]~12                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[6]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[6]~12                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[7]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[7]~13                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[7]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[7]~13                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[8]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[8]~14                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[8]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[8]~14                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[9]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[9]~15                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|negate_signal[9]                                                       ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|negate_signal[9]~15                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[0]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[0]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[0]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[0]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[1]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[1]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[1]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[1]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[2]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[2]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[2]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[2]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[3]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[3]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[3]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[3]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[4]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[4]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[4]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[4]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[5]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[5]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[5]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[5]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[6]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[6]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[6]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[6]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[7]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[7]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_in[7]                                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[7]                                 ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[0]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[0]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[1]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[1]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[2]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[2]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[2]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[2]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[3]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[3]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[3]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[3]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[4]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[4]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[4]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[4]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[5]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[5]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[5]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[5]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[6]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[6]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[6]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[6]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[7]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[5]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|signal_out[7]                                                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|signal_out[5]                                                          ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[0]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[0]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[0]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[0]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[10]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[10]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[10]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[10]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[11]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[11]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[11]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[11]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[12]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[12]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[12]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[12]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[13]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[13]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[13]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[13]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[14]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[14]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[14]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[14]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[15]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[15]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[15]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[15]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[16]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[16]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[16]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[16]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[17]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[17]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[17]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[17]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[18]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[18]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[18]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[18]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[19]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[19]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[19]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[19]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[1]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[1]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[1]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[1]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[20]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[20]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[20]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[20]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[21]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[21]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[21]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[21]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[22]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[22]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[22]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[22]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[23]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[23]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[23]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[23]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[24]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[24]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[24]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[24]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[25]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[25]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[25]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[25]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[26]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[26]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[26]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[26]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[27]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[27]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[27]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[27]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[28]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[28]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[28]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[28]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[29]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[29]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[29]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[29]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[2]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[2]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[2]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[2]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[30]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[30]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[30]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[30]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[31]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[31]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[31]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[31]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[32]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[32]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[32]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[32]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[33]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[33]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[33]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[33]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[34]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[34]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[34]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[34]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[35]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[35]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[35]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[35]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[36]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[36]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[36]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[36]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[37]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[37]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[37]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[37]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[38]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[38]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[38]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[38]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[39]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[39]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[39]                                                    ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[39]                                                    ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[3]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[3]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[3]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[3]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[4]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[4]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[4]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[4]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[5]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[5]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[5]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[5]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[6]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[6]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[6]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[6]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[7]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[7]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[7]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[7]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[8]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[8]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[8]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[8]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[9]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[9]                                                     ; N/A                                                                                                                                                            ;
; DFE_prl:DFE|subtract_result[9]                                                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; DFE_prl:DFE|subtract_result[9]                                                     ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[0]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[0]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[1]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[1]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[2]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; VCC                                                                                ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[2]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; VCC                                                                                ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[3]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]                     ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[3]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]                     ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[4]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]                     ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[4]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]                     ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[5]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell           ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[5]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell           ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[6]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]~_wirecell           ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[6]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]~_wirecell           ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[7]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell           ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in[7]                                               ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell           ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in_valid                                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out_valid                  ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_in_valid                                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out_valid                  ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[0]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[0]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[0]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[0]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[1]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[1]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[1]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[1]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[2]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[2]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[2]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[2]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[3]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[3]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[3]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[3]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[4]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[4]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[4]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[4]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[5]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[5]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[5]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[5]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[6]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[6]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[6]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[6]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[7]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[7]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out[7]                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out[7]                                              ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out_valid                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out_valid                                           ; N/A                                                                                                                                                            ;
; ISI_channel_ocm:channel|signal_out_valid                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; ISI_channel_ocm:channel|signal_out_valid                                           ; N/A                                                                                                                                                            ;
; KEY[1]                                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; KEY[1]                                                                             ; N/A                                                                                                                                                            ;
; KEY[1]                                                                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; KEY[1]                                                                             ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|data_in                                  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out                                              ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|data_in                                  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out                                              ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|data_in_valid                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out_valid                                        ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|data_in_valid                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out_valid                                        ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[0]                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[0]                            ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[0]                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[0]                            ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[1]                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[1]                            ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[1]                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[1]                            ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|symbol_out_valid                         ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out_valid                         ; N/A                                                                                                                                                            ;
; TX:transmitter|grey_encode:gray_encoder_0|symbol_out_valid                         ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out_valid                         ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|symbol_in[0]                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[0]                            ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|symbol_in[0]                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[0]                            ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|symbol_in[1]                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[1]                            ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|symbol_in[1]                             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out[1]                            ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|symbol_in_valid                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out_valid                         ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|symbol_in_valid                          ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|grey_encode:gray_encoder_0|symbol_out_valid                         ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[0]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[0]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[1]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[1]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; GND                                                                                ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[2]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; VCC                                                                                ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[2]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; VCC                                                                                ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]                     ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]                     ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]                     ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]                     ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[5]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[5]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[6]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]~_wirecell           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[6]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[3]~_wirecell           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[7]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[7]                     ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out[4]~_wirecell           ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out_valid                  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out_valid                  ; N/A                                                                                                                                                            ;
; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out_valid                  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|pam_4_encode:pam_encoder_0|voltage_level_out_valid                  ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs31:prbs_0|data_out                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out                                              ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs31:prbs_0|data_out                                              ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out                                              ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs31:prbs_0|data_out_valid                                        ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out_valid                                        ; N/A                                                                                                                                                            ;
; TX:transmitter|prbs31:prbs_0|data_out_valid                                        ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; TX:transmitter|prbs31:prbs_0|data_out_valid                                        ; N/A                                                                                                                                                            ;
; grey_decode:gd|data_out                                                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; grey_decode:gd|data_out~0                                                          ; N/A                                                                                                                                                            ;
; grey_decode:gd|data_out                                                            ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; grey_decode:gd|data_out~0                                                          ; N/A                                                                                                                                                            ;
; grey_decode:gd|data_out_valid                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; grey_decode:gd|data_out_valid                                                      ; N/A                                                                                                                                                            ;
; grey_decode:gd|data_out_valid                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; grey_decode:gd|data_out_valid                                                      ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|en                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; comb~0                                                                             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|en                                           ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; comb~0                                                                             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[0]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[0]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[0]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[0]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[1]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[1]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[1]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[1]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[2]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[2]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[2]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[2]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[3]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[3]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[3]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[3]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[4]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[4]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[4]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[4]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[5]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[5]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[5]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[5]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[6]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[6]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[6]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[6]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[7]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[7]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[7]             ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|noise_out[7]             ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[0]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[0]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[0]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[10] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[10] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[10] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[10] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[11] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[11] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[11] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[11] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[12] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[12] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[12] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[12] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[13] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[13] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[13] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[13] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[14] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[14] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[14] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[14] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[15] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[15] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[15] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[15] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[16] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[16] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[16] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[16] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[17] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[17] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[17] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[17] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[18] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[18] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[18] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[18] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[19] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[19] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[19] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[19] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[1]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[1]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[1]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[20] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[20] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[20] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[20] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[21] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[21] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[21] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[21] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[22] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[22] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[22] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[22] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[23] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[23] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[23] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[23] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[24] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[24] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[24] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[24] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[25] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[25] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[25] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[25] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[26] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[26] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[26] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[26] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[27] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[27] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[27] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[27] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[28] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[28] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[28] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[28] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[29] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[29] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[29] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[29] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[2]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[2]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[2]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[30] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[30] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[30] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[30] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[31] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[31] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[31] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[31] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[32] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[32] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[32] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[32] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[33] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[33] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[33] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[33] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[34] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[34] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[34] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[34] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[35] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[35] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[35] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[35] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[36] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[36] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[36] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[36] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[37] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[37] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[37] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[37] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[38] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[38] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[38] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[38] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[39] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[39] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[39] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[39] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[3]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[3]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[3]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[40] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[40] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[40] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[40] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[41] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[41] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[41] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[41] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[42] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[42] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[42] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[42] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[43] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[43] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[43] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[43] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[44] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[44] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[44] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[44] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[45] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[45] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[45] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[45] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[46] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[46] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[46] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[46] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[47] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[47] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[47] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[47] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[48] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[48] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[48] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[48] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[49] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[49] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[49] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[49] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[4]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[4]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[4]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[50] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[50] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[50] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[50] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[51] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[51] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[51] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[51] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[52] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[52] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[52] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[52] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[53] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[53] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[53] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[53] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[54] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[54] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[54] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[54] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[55] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[55] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[55] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[55] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[56] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[56] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[56] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[56] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[57] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[57] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[57] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[57] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[58] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[58] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[58] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[58] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[59] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[59] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[59] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[59] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[5]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[5]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[5]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[60] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[60] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[60] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[60] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[61] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[61] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[61] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[61] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[62] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[62] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[62] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[62] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[63] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[63] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[63] ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[63] ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[6]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[6]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[6]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[7]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[7]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[7]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[8]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[8]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[8]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[8]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[9]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[9]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[9]  ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|data_out[9]  ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|valid~reg0   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|valid        ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|valid~reg0   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut|valid        ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[0]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[0]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[0]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[0]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[1]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[1]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[1]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[1]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[2]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[2]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[2]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[2]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[3]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[3]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[3]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[3]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[4]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[4]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[4]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[4]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[5]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[5]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[5]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[5]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[6]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[6]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[6]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[6]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[7]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[7]                                 ; N/A                                                                                                                                                            ;
; noise_128_wrapper:noise_wrapper_noise|noise_out[7]                                 ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; noise_128_wrapper:noise_wrapper_noise|noise_out[7]                                 ; N/A                                                                                                                                                            ;
; pam_4_decode:pd|symbol_out[0]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; pam_4_decode:pd|symbol_out[0]                                                      ; N/A                                                                                                                                                            ;
; pam_4_decode:pd|symbol_out[0]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; pam_4_decode:pd|symbol_out[0]                                                      ; N/A                                                                                                                                                            ;
; pam_4_decode:pd|symbol_out[1]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; pam_4_decode:pd|symbol_out[1]                                                      ; N/A                                                                                                                                                            ;
; pam_4_decode:pd|symbol_out[1]                                                      ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; pam_4_decode:pd|symbol_out[1]                                                      ; N/A                                                                                                                                                            ;
; pam_4_decode:pd|symbol_out_valid                                                   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; pam_4_decode:pd|symbol_out_valid                                                   ; N/A                                                                                                                                                            ;
; pam_4_decode:pd|symbol_out_valid                                                   ; pre-synthesis ; connected ; Top                     ; post-synthesis    ; pam_4_decode:pd|symbol_out_valid                                                   ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|gnd                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~GND                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
; data_flow|vcc                                                                      ; post-fitting  ; connected ; sld_signaltap:data_flow ; post-synthesis    ; sld_signaltap:data_flow|~VCC                                                       ; N/A                                                                                                                                                            ;
+------------------------------------------------------------------------------------+---------------+-----------+-------------------------+-------------------+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Thu Mar 14 09:10:57 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SerDes_Sys -c SerDes_Sys
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_mem_wrapper.sv
    Info (12023): Found entity 1: noise_128_wrapper_mem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_mem_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_mem_128.sv
    Info (12023): Found entity 1: noise_128_mem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_mem_128.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rx_sim/rx_prl_ocm.sv
    Info (12023): Found entity 1: DFE_prl File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/rx_sim/decision_maker_prl.sv
    Info (12023): Found entity 1: decision_maker_prl File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/decision_maker_prl.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/channel_sim/channel_model_ocm.sv
    Info (12023): Found entity 1: ISI_channel_ocm File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/channel_sim/channel_model_ocm.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_128.sv
    Info (12023): Found entity 1: noise_128 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/nios_uart.v
    Info (12023): Found entity 1: NIOS_UART File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_irq_mapper.sv
    Info (12023): Found entity 1: NIOS_UART_irq_mapper File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0.v
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_rsp_mux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_rsp_demux_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_mux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_cmd_demux File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_003_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router_003 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_002_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router_002 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_001_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router_001 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: NIOS_UART_mm_interconnect_0_router_default_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: NIOS_UART_mm_interconnect_0_router File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 5 design units, including 5 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_uart_0.v
    Info (12023): Found entity 1: NIOS_UART_uart_0_tx File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 21
    Info (12023): Found entity 2: NIOS_UART_uart_0_rx_stimulus_source File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 194
    Info (12023): Found entity 3: NIOS_UART_uart_0_rx File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 288
    Info (12023): Found entity 4: NIOS_UART_uart_0_regs File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 547
    Info (12023): Found entity 5: NIOS_UART_uart_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 793
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_on_chip_mem.v
    Info (12023): Found entity 1: NIOS_UART_on_chip_mem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 87
    Info (12023): Found entity 3: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 153
    Info (12023): Found entity 4: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 308
    Info (12023): Found entity 5: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 601
    Info (12023): Found entity 6: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 808
    Info (12023): Found entity 7: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 995
    Info (12023): Found entity 8: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1136
    Info (12023): Found entity 9: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1204
    Info (12023): Found entity 10: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1286
    Info (12023): Found entity 11: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1358
    Info (12023): Found entity 12: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1401
    Info (12023): Found entity 13: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1448
    Info (12023): Found entity 14: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1934
    Info (12023): Found entity 15: NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1957
    Info (12023): Found entity 16: NIOS_UART_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2027
    Info (12023): Found entity 17: NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2044
    Info (12023): Found entity 18: NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2137
    Info (12023): Found entity 19: NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2202
    Info (12023): Found entity 20: NIOS_UART_nios2_gen2_0_cpu_nios2_oci File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2383
    Info (12023): Found entity 21: NIOS_UART_nios2_gen2_0_cpu File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2855
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file qsys/nios_uart/synthesis/submodules/nios_uart_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: NIOS_UART_nios2_gen2_0_cpu_test_bench File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/urng_64.sv
    Info (12023): Found entity 1: urng_64 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/urng_64.sv Line: 3
Warning (10275): Verilog HDL Module Instantiation warning at noise_wrapper.sv(55): ignored dangling comma in List of Port Connections File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise_wrapper.sv
    Info (12023): Found entity 1: noise_128_wrapper File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/noise/noise.sv
    Info (12023): Found entity 1: noise File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/rx.v
    Info (12023): Found entity 1: RX File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/RX/synthesis/RX.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/RX/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/RX/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/pam_4_decoder.sv
    Info (12023): Found entity 1: pam_4_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/RX/synthesis/submodules/PAM_4_decoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/rx/synthesis/submodules/gray_decoder.v
    Info (12023): Found entity 1: grey_decode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/RX/synthesis/submodules/gray_decoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/channel.v
    Info (12023): Found entity 1: channel File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/channel/synthesis/channel.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/channel/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/channel/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/channel/synthesis/submodules/channel_model.sv
    Info (12023): Found entity 1: ISI_channel File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/channel/synthesis/submodules/channel_model.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/tx.v
    Info (12023): Found entity 1: TX File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/TX.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/prbs.v
    Info (12023): Found entity 1: prbs31 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/prbs.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/gray_encoder.v
    Info (12023): Found entity 1: grey_encode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/gray_encoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file qsys/tx/synthesis/submodules/pam_4_encoder.sv
    Info (12023): Found entity 1: pam_4_encode File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/serdes_sys.sv
    Info (12023): Found entity 1: SerDes_Sys File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll.v
    Info (12023): Found entity 1: pll File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/ips/pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ips/pll/pll_0002.v
    Info (12023): Found entity 1: pll_0002 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/ips/pll/pll_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file rtl/tx_sim/hexdisplay.sv
    Info (12023): Found entity 1: hexDisplay File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Tx_sim/hexDisplay.sv Line: 1
Info (12127): Elaborating entity "SerDes_Sys" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SerDes_Sys.sv(142): object "channel_enable" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 142
Warning (10036): Verilog HDL or VHDL warning at SerDes_Sys.sv(143): object "channel_in_valid" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 143
Warning (10036): Verilog HDL or VHDL warning at SerDes_Sys.sv(233): object "noise_enable" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 233
Warning (10034): Output port "LEDR[9..7]" at SerDes_Sys.sv(18) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
Warning (10034): Output port "LEDR[5]" at SerDes_Sys.sv(18) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
Warning (10034): Output port "LEDR[3]" at SerDes_Sys.sv(18) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
Warning (10034): Output port "LEDR[1]" at SerDes_Sys.sv(18) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
Info (12128): Elaborating entity "TX" for hierarchy "TX:transmitter" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 129
Info (12128): Elaborating entity "pam_4_encode" for hierarchy "TX:transmitter|pam_4_encode:pam_encoder_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/TX.v Line: 34
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(17): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 17
Warning (10230): Verilog HDL assignment warning at PAM_4_encoder.sv(18): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/PAM_4_encoder.sv Line: 18
Info (12128): Elaborating entity "grey_encode" for hierarchy "TX:transmitter|grey_encode:gray_encoder_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/TX.v Line: 43
Info (12128): Elaborating entity "prbs31" for hierarchy "TX:transmitter|prbs31:prbs_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/TX.v Line: 53
Warning (10230): Verilog HDL assignment warning at prbs.v(8): truncated value with size 33 to match size of target (31) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/prbs.v Line: 8
Warning (10230): Verilog HDL assignment warning at prbs.v(15): truncated value with size 33 to match size of target (31) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/prbs.v Line: 15
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "TX:transmitter|altera_reset_controller:rst_controller" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/TX.v Line: 116
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "TX:transmitter|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/TX/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "ISI_channel_ocm" for hierarchy "ISI_channel_ocm:channel" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 194
Warning (10230): Verilog HDL assignment warning at channel_model_ocm.sv(78): truncated value with size 17 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/channel_sim/channel_model_ocm.sv Line: 78
Info (12128): Elaborating entity "noise_128_wrapper" for hierarchy "noise_128_wrapper:noise_wrapper_noise" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 314
Warning (10036): Verilog HDL or VHDL warning at noise_wrapper.sv(18): object "temp" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 18
Info (10041): Inferred latch for "noise_counter[0][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[0][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[0][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[0][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[0][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[0][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[0][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[0][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[1][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[1][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[1][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[1][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[1][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[1][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[1][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[1][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[2][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[2][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[2][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[2][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[2][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[2][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[2][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[2][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[3][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[3][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[3][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[3][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[3][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[3][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[3][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[3][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[4][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[4][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[4][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[4][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[4][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[4][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[4][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[4][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[5][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[5][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[5][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[5][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[5][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[5][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[5][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[5][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[6][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[6][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[6][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[6][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[6][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[6][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[6][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[6][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[7][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[7][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[7][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[7][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[7][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[7][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[7][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[7][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[8][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[8][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[8][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[8][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[8][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[8][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[8][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[8][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[9][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[9][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[9][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[9][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[9][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[9][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[9][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[9][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[10][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[10][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[10][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[10][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[10][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[10][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[10][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[10][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[11][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[11][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[11][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[11][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[11][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[11][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[11][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[11][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[12][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[12][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[12][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[12][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[12][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[12][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[12][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[12][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[13][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[13][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[13][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[13][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[13][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[13][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[13][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[13][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[14][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[14][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[14][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[14][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[14][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[14][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[14][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[14][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[15][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[15][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[15][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[15][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[15][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[15][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[15][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[15][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[16][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[16][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[16][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[16][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[16][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[16][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[16][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[16][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[17][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[17][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[17][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[17][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[17][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[17][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[17][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[17][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[18][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[18][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[18][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[18][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[18][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[18][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[18][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[18][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[19][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[19][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[19][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[19][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[19][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[19][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[19][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[19][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[20][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[20][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[20][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[20][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[20][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[20][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[20][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[20][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[21][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[21][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[21][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[21][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[21][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[21][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[21][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[21][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[22][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[22][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[22][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[22][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[22][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[22][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[22][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[22][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[23][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[23][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[23][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[23][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[23][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[23][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[23][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[23][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[24][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[24][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[24][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[24][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[24][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[24][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[24][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[24][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[25][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[25][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[25][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[25][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[25][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[25][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[25][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[25][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[26][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[26][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[26][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[26][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[26][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[26][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[26][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[26][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[27][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[27][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[27][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[27][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[27][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[27][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[27][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[27][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[28][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[28][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[28][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[28][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[28][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[28][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[28][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[28][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[29][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[29][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[29][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[29][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[29][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[29][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[29][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[29][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[30][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[30][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[30][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[30][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[30][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[30][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[30][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[30][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[31][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[31][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[31][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[31][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[31][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[31][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[31][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[31][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[32][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[32][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[32][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[32][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[32][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[32][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[32][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[32][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[33][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[33][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[33][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[33][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[33][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[33][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[33][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[33][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[34][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[34][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[34][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[34][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[34][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[34][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[34][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[34][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[35][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[35][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[35][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[35][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[35][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[35][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[35][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[35][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[36][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[36][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[36][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[36][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[36][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[36][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[36][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[36][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[37][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[37][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[37][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[37][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[37][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[37][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[37][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[37][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[38][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[38][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[38][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[38][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[38][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[38][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[38][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[38][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[39][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[39][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[39][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[39][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[39][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[39][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[39][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[39][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[40][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[40][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[40][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[40][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[40][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[40][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[40][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[40][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[41][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[41][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[41][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[41][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[41][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[41][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[41][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[41][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[42][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[42][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[42][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[42][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[42][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[42][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[42][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[42][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[43][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[43][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[43][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[43][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[43][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[43][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[43][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[43][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[44][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[44][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[44][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[44][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[44][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[44][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[44][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[44][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[45][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[45][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[45][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[45][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[45][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[45][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[45][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[45][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[46][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[46][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[46][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[46][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[46][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[46][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[46][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[46][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[47][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[47][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[47][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[47][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[47][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[47][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[47][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[47][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[48][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[48][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[48][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[48][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[48][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[48][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[48][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[48][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[49][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[49][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[49][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[49][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[49][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[49][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[49][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[49][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[50][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[50][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[50][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[50][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[50][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[50][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[50][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[50][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[51][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[51][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[51][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[51][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[51][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[51][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[51][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[51][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[52][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[52][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[52][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[52][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[52][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[52][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[52][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[52][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[53][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[53][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[53][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[53][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[53][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[53][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[53][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[53][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[54][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[54][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[54][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[54][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[54][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[54][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[54][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[54][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[55][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[55][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[55][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[55][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[55][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[55][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[55][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[55][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[56][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[56][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[56][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[56][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[56][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[56][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[56][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[56][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[57][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[57][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[57][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[57][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[57][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[57][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[57][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[57][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[58][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[58][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[58][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[58][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[58][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[58][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[58][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[58][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[59][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[59][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[59][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[59][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[59][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[59][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[59][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[59][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[60][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[60][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[60][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[60][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[60][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[60][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[60][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[60][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[61][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[61][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[61][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[61][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[61][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[61][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[61][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[61][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[62][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[62][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[62][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[62][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[62][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[62][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[62][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[62][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[63][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[63][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[63][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[63][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[63][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[63][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[63][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[63][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[64][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[64][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[64][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[64][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[64][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[64][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[64][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[64][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[65][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[65][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[65][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[65][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[65][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[65][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[65][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[65][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[66][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[66][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[66][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[66][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[66][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[66][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[66][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[66][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[67][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[67][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[67][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[67][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[67][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[67][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[67][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[67][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[68][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[68][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[68][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[68][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[68][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[68][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[68][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[68][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[69][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[69][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[69][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[69][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[69][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[69][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[69][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[69][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[70][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[70][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[70][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[70][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[70][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[70][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[70][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[70][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[71][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[71][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[71][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[71][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[71][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[71][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[71][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[71][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[72][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[72][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[72][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[72][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[72][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[72][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[72][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[72][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[73][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[73][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[73][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[73][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[73][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[73][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[73][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[73][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[74][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[74][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[74][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[74][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[74][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[74][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[74][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[74][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[75][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[75][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[75][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[75][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[75][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[75][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[75][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[75][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[76][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[76][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[76][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[76][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[76][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[76][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[76][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[76][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[77][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[77][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[77][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[77][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[77][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[77][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[77][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[77][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[78][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[78][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[78][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[78][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[78][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[78][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[78][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[78][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[79][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[79][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[79][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[79][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[79][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[79][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[79][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[79][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[80][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[80][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[80][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[80][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[80][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[80][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[80][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[80][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[81][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[81][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[81][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[81][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[81][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[81][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[81][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[81][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[82][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[82][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[82][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[82][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[82][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[82][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[82][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[82][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[83][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[83][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[83][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[83][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[83][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[83][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[83][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[83][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[84][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[84][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[84][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[84][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[84][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[84][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[84][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[84][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[85][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[85][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[85][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[85][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[85][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[85][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[85][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[85][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[86][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[86][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[86][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[86][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[86][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[86][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[86][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[86][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[87][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[87][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[87][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[87][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[87][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[87][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[87][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[87][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[88][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[88][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[88][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[88][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[88][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[88][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[88][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[88][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[89][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[89][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[89][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[89][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[89][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[89][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[89][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[89][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[90][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[90][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[90][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[90][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[90][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[90][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[90][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[90][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[91][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[91][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[91][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[91][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[91][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[91][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[91][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[91][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[92][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[92][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[92][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[92][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[92][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[92][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[92][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[92][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[93][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[93][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[93][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[93][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[93][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[93][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[93][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[93][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[94][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[94][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[94][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[94][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[94][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[94][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[94][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[94][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[95][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[95][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[95][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[95][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[95][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[95][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[95][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[95][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[96][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[96][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[96][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[96][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[96][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[96][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[96][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[96][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[97][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[97][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[97][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[97][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[97][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[97][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[97][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[97][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[98][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[98][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[98][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[98][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[98][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[98][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[98][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[98][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[99][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[99][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[99][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[99][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[99][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[99][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[99][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[99][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[100][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[100][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[100][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[100][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[100][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[100][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[100][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[100][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[101][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[101][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[101][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[101][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[101][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[101][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[101][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[101][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[102][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[102][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[102][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[102][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[102][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[102][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[102][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[102][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[103][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[103][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[103][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[103][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[103][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[103][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[103][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[103][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[104][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[104][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[104][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[104][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[104][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[104][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[104][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[104][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[105][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[105][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[105][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[105][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[105][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[105][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[105][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[105][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[106][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[106][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[106][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[106][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[106][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[106][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[106][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[106][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[107][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[107][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[107][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[107][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[107][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[107][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[107][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[107][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[108][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[108][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[108][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[108][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[108][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[108][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[108][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[108][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[109][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[109][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[109][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[109][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[109][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[109][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[109][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[109][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[110][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[110][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[110][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[110][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[110][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[110][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[110][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[110][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[111][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[111][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[111][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[111][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[111][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[111][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[111][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[111][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[112][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[112][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[112][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[112][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[112][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[112][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[112][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[112][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[113][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[113][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[113][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[113][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[113][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[113][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[113][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[113][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[114][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[114][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[114][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[114][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[114][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[114][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[114][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[114][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[115][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[115][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[115][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[115][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[115][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[115][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[115][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[115][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[116][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[116][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[116][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[116][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[116][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[116][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[116][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[116][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[117][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[117][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[117][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[117][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[117][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[117][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[117][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[117][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[118][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[118][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[118][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[118][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[118][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[118][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[118][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[118][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[119][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[119][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[119][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[119][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[119][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[119][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[119][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[119][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[120][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[120][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[120][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[120][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[120][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[120][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[120][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[120][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[121][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[121][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[121][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[121][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[121][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[121][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[121][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[121][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[122][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[122][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[122][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[122][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[122][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[122][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[122][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[122][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[123][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[123][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[123][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[123][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[123][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[123][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[123][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[123][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[124][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[124][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[124][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[124][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[124][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[124][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[124][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[124][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[125][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[125][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[125][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[125][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[125][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[125][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[125][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[125][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[126][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[126][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[126][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[126][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[126][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[126][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[126][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[126][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[127][0]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[127][1]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[127][2]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[127][3]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[127][4]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[127][5]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[127][6]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (10041): Inferred latch for "noise_counter[127][7]" at noise_wrapper.sv(22) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 22
Info (12128): Elaborating entity "noise_128" for hierarchy "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_wrapper.sv Line: 55
Warning (10230): Verilog HDL assignment warning at noise_128.sv(55): truncated value with size 32 to match size of target (8) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 55
Warning (10034): Output port "noise_counter[0]" at noise_128.sv(14) has no driver File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 14
Info (10041): Inferred latch for "noise_value[0][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[0][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[0][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[0][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[0][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[0][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[0][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[0][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[1][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[1][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[1][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[1][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[1][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[1][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[1][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[1][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[2][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[2][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[2][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[2][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[2][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[2][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[2][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[2][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[3][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[3][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[3][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[3][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[3][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[3][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[3][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[3][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[4][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[4][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[4][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[4][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[4][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[4][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[4][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[4][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[5][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[5][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[5][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[5][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[5][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[5][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[5][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[5][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[6][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[6][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[6][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[6][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[6][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[6][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[6][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[6][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[7][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[7][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[7][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[7][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[7][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[7][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[7][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[7][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[8][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[8][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[8][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[8][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[8][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[8][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[8][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[8][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[9][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[9][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[9][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[9][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[9][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[9][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[9][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[9][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[10][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[10][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[10][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[10][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[10][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[10][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[10][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[10][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[11][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[11][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[11][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[11][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[11][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[11][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[11][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[11][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[12][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[12][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[12][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[12][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[12][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[12][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[12][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[12][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[13][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[13][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[13][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[13][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[13][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[13][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[13][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[13][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[14][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[14][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[14][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[14][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[14][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[14][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[14][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[14][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[15][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[15][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[15][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[15][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[15][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[15][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[15][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[15][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[16][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[16][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[16][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[16][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[16][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[16][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[16][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[16][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[17][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[17][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[17][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[17][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[17][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[17][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[17][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[17][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[18][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[18][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[18][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[18][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[18][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[18][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[18][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[18][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[19][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[19][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[19][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[19][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[19][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[19][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[19][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[19][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[20][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[20][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[20][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[20][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[20][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[20][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[20][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[20][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[21][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[21][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[21][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[21][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[21][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[21][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[21][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[21][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[22][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[22][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[22][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[22][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[22][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[22][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[22][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[22][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[23][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[23][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[23][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[23][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[23][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[23][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[23][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[23][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[24][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[24][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[24][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[24][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[24][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[24][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[24][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[24][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[25][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[25][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[25][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[25][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[25][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[25][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[25][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[25][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[26][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[26][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[26][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[26][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[26][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[26][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[26][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[26][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[27][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[27][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[27][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[27][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[27][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[27][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[27][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[27][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[28][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[28][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[28][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[28][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[28][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[28][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[28][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[28][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[29][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[29][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[29][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[29][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[29][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[29][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[29][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[29][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[30][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[30][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[30][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[30][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[30][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[30][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[30][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[30][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[31][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[31][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[31][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[31][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[31][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[31][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[31][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[31][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[32][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[32][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[32][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[32][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[32][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[32][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[32][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[32][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[33][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[33][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[33][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[33][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[33][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[33][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[33][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[33][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[34][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[34][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[34][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[34][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[34][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[34][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[34][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[34][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[35][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[35][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[35][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[35][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[35][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[35][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[35][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[35][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[36][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[36][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[36][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[36][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[36][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[36][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[36][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[36][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[37][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[37][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[37][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[37][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[37][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[37][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[37][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[37][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[38][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[38][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[38][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[38][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[38][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[38][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[38][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[38][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[39][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[39][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[39][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[39][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[39][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[39][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[39][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[39][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[40][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[40][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[40][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[40][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[40][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[40][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[40][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[40][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[41][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[41][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[41][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[41][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[41][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[41][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[41][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[41][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[42][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[42][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[42][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[42][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[42][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[42][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[42][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[42][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[43][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[43][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[43][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[43][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[43][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[43][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[43][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[43][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[44][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[44][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[44][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[44][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[44][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[44][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[44][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[44][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[45][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[45][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[45][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[45][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[45][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[45][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[45][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[45][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[46][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[46][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[46][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[46][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[46][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[46][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[46][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[46][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[47][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[47][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[47][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[47][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[47][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[47][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[47][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[47][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[48][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[48][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[48][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[48][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[48][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[48][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[48][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[48][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[49][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[49][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[49][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[49][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[49][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[49][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[49][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[49][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[50][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[50][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[50][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[50][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[50][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[50][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[50][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[50][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[51][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[51][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[51][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[51][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[51][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[51][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[51][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[51][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[52][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[52][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[52][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[52][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[52][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[52][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[52][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[52][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[53][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[53][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[53][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[53][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[53][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[53][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[53][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[53][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[54][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[54][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[54][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[54][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[54][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[54][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[54][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[54][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[55][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[55][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[55][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[55][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[55][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[55][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[55][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[55][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[56][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[56][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[56][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[56][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[56][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[56][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[56][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[56][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[57][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[57][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[57][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[57][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[57][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[57][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[57][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[57][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[58][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[58][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[58][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[58][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[58][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[58][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[58][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[58][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[59][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[59][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[59][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[59][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[59][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[59][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[59][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[59][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[60][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[60][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[60][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[60][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[60][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[60][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[60][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[60][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[61][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[61][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[61][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[61][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[61][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[61][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[61][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[61][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[62][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[62][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[62][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[62][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[62][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[62][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[62][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[62][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[63][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[63][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[63][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[63][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[63][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[63][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[63][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[63][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[64][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[64][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[64][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[64][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[64][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[64][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[64][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[64][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[65][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[65][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[65][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[65][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[65][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[65][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[65][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[65][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[66][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[66][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[66][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[66][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[66][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[66][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[66][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[66][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[67][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[67][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[67][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[67][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[67][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[67][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[67][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[67][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[68][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[68][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[68][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[68][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[68][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[68][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[68][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[68][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[69][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[69][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[69][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[69][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[69][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[69][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[69][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[69][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[70][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[70][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[70][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[70][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[70][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[70][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[70][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[70][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[71][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[71][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[71][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[71][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[71][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[71][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[71][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[71][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[72][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[72][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[72][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[72][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[72][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[72][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[72][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[72][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[73][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[73][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[73][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[73][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[73][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[73][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[73][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[73][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[74][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[74][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[74][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[74][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[74][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[74][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[74][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[74][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[75][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[75][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[75][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[75][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[75][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[75][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[75][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[75][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[76][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[76][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[76][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[76][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[76][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[76][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[76][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[76][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[77][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[77][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[77][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[77][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[77][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[77][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[77][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[77][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[78][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[78][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[78][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[78][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[78][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[78][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[78][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[78][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[79][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[79][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[79][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[79][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[79][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[79][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[79][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[79][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[80][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[80][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[80][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[80][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[80][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[80][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[80][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[80][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[81][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[81][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[81][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[81][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[81][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[81][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[81][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[81][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[82][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[82][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[82][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[82][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[82][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[82][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[82][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[82][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[83][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[83][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[83][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[83][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[83][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[83][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[83][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[83][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[84][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[84][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[84][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[84][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[84][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[84][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[84][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[84][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[85][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[85][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[85][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[85][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[85][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[85][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[85][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[85][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[86][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[86][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[86][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[86][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[86][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[86][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[86][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[86][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[87][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[87][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[87][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[87][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[87][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[87][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[87][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[87][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[88][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[88][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[88][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[88][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[88][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[88][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[88][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[88][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[89][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[89][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[89][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[89][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[89][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[89][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[89][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[89][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[90][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[90][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[90][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[90][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[90][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[90][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[90][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[90][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[91][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[91][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[91][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[91][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[91][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[91][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[91][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[91][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[92][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[92][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[92][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[92][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[92][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[92][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[92][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[92][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[93][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[93][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[93][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[93][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[93][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[93][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[93][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[93][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[94][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[94][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[94][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[94][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[94][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[94][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[94][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[94][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[95][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[95][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[95][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[95][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[95][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[95][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[95][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[95][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[96][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[96][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[96][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[96][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[96][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[96][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[96][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[96][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[97][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[97][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[97][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[97][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[97][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[97][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[97][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[97][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[98][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[98][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[98][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[98][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[98][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[98][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[98][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[98][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[99][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[99][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[99][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[99][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[99][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[99][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[99][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[99][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[100][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[100][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[100][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[100][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[100][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[100][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[100][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[100][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[101][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[101][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[101][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[101][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[101][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[101][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[101][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[101][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[102][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[102][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[102][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[102][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[102][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[102][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[102][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[102][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[103][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[103][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[103][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[103][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[103][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[103][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[103][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[103][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[104][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[104][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[104][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[104][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[104][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[104][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[104][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[104][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[105][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[105][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[105][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[105][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[105][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[105][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[105][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[105][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[106][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[106][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[106][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[106][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[106][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[106][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[106][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[106][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[107][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[107][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[107][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[107][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[107][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[107][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[107][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[107][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[108][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[108][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[108][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[108][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[108][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[108][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[108][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[108][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[109][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[109][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[109][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[109][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[109][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[109][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[109][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[109][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[110][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[110][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[110][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[110][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[110][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[110][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[110][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[110][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[111][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[111][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[111][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[111][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[111][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[111][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[111][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[111][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[112][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[112][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[112][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[112][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[112][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[112][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[112][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[112][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[113][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[113][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[113][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[113][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[113][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[113][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[113][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[113][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[114][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[114][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[114][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[114][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[114][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[114][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[114][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[114][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[115][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[115][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[115][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[115][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[115][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[115][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[115][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[115][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[116][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[116][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[116][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[116][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[116][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[116][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[116][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[116][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[117][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[117][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[117][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[117][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[117][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[117][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[117][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[117][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[118][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[118][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[118][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[118][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[118][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[118][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[118][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[118][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[119][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[119][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[119][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[119][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[119][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[119][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[119][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[119][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[120][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[120][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[120][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[120][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[120][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[120][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[120][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[120][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[121][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[121][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[121][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[121][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[121][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[121][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[121][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[121][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[122][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[122][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[122][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[122][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[122][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[122][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[122][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[122][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[123][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[123][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[123][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[123][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[123][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[123][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[123][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[123][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[124][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[124][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[124][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[124][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[124][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[124][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[124][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[124][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[125][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[125][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[125][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[125][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[125][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[125][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[125][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[125][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[126][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[126][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[126][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[126][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[126][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[126][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[126][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[126][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[127][0]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[127][1]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[127][2]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[127][3]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[127][4]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[127][5]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[127][6]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (10041): Inferred latch for "noise_value[127][7]" at noise_128.sv(48) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 48
Info (12128): Elaborating entity "urng_64" for hierarchy "noise_128_wrapper:noise_wrapper_noise|noise_128:noise_128|urng_64:dut" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/noise/noise_128.sv Line: 26
Info (12128): Elaborating entity "DFE_prl" for hierarchy "DFE_prl:DFE" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 336
Warning (10230): Verilog HDL assignment warning at Rx_prl_ocm.sv(71): truncated value with size 40 to match size of target (16) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv Line: 71
Warning (10230): Verilog HDL assignment warning at Rx_prl_ocm.sv(93): truncated value with size 40 to match size of target (17) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv Line: 93
Warning (10230): Verilog HDL assignment warning at Rx_prl_ocm.sv(90): truncated value with size 40 to match size of target (17) File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv Line: 90
Info (12128): Elaborating entity "decision_maker_prl" for hierarchy "DFE_prl:DFE|decision_maker_prl:DM" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv Line: 39
Warning (10036): Verilog HDL or VHDL warning at decision_maker_prl.sv(16): object "best_value" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/decision_maker_prl.sv Line: 16
Warning (10036): Verilog HDL or VHDL warning at decision_maker_prl.sv(17): object "best_difference" assigned a value but never read File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/decision_maker_prl.sv Line: 17
Info (12128): Elaborating entity "pam_4_decode" for hierarchy "pam_4_decode:pd" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 363
Info (12128): Elaborating entity "grey_decode" for hierarchy "grey_decode:gd" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 372
Info (12128): Elaborating entity "NIOS_UART" for hierarchy "NIOS_UART:u0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 411
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 91
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0.v Line: 65
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_test_bench" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_test_bench:the_NIOS_UART_nios2_gen2_0_cpu_test_bench" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 3566
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 4082
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 58
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 58
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 58
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf
    Info (12023): Found entity 1: altsyncram_msi1 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_msi1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_msi1" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_a_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_msi1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_register_bank_b_module:NIOS_UART_nios2_gen2_0_cpu_register_bank_b" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 4100
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 4596
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2552
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 222
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 222
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 222
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_break" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2582
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2603
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2629
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2645
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2660
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_dtrace|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_td_mode:NIOS_UART_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1254
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2675
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1567
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1576
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 1585
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2680
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci_im" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2694
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg:the_NIOS_UART_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2713
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2733
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2353
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2177
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2177
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2177
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_qid1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem:the_NIOS_UART_nios2_gen2_0_cpu_nios2_ocimem|NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram_module:NIOS_UART_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu.v Line: 2835
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_tck" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 162
Info (12128): Elaborating entity "NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 182
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 212
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "NIOS_UART:u0|NIOS_UART_nios2_gen2_0:nios2_gen2_0|NIOS_UART_nios2_gen2_0_cpu:cpu|NIOS_UART_nios2_gen2_0_cpu_nios2_oci:the_NIOS_UART_nios2_gen2_0_cpu_nios2_oci|NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper:the_NIOS_UART_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:NIOS_UART_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "NIOS_UART_on_chip_mem" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 115
Info (12128): Elaborating entity "altsyncram" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
Info (12130): Elaborated megafunction instantiation "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
Info (12133): Instantiated megafunction "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "rtl/mem_prob/311version.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "17920"
    Info (12134): Parameter "numwords_a" = "17920"
    Info (12134): Parameter "numwords_b" = "8960"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "64"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "width_byteena_b" = "8"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ei92.tdf
    Info (12023): Found entity 1: altsyncram_ei92 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_ei92.tdf Line: 34
Info (12128): Elaborating entity "altsyncram_ei92" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Warning (113015): Width of data items in "311version.hex" is greater than the memory width. Wrapping data items to subsequent addresses. Found 133 warnings, reporting 10 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 1
    Warning (113009): Data at line (1) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 1
    Warning (113009): Data at line (2) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 2
    Warning (113009): Data at line (3) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 3
    Warning (113009): Data at line (4) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 4
    Warning (113009): Data at line (5) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 5
    Warning (113009): Data at line (6) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 6
    Warning (113009): Data at line (7) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 7
    Warning (113009): Data at line (8) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 8
    Warning (113009): Data at line (9) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 9
    Warning (113009): Data at line (10) of memory initialization file "311version.hex" is too wide to fit in one memory word. Wrapping data to subsequent addresses. File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex Line: 10
Critical Warning (127005): Memory depth (17920) in the design file differs from memory depth (530) in the Memory Initialization File "C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/mem_prob/311version.hex" -- setting initial value for remaining addresses to 0 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_on_chip_mem.v Line: 101
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_0na.tdf
    Info (12023): Found entity 1: decode_0na File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/decode_0na.tdf Line: 23
Info (12128): Elaborating entity "decode_0na" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated|decode_0na:decode2" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_ei92.tdf Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tib.tdf
    Info (12023): Found entity 1: mux_tib File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/mux_tib.tdf Line: 23
Info (12128): Elaborating entity "mux_tib" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated|mux_tib:mux4" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_ei92.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_2jb.tdf
    Info (12023): Found entity 1: mux_2jb File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/mux_2jb.tdf Line: 23
Info (12128): Elaborating entity "mux_2jb" for hierarchy "NIOS_UART:u0|NIOS_UART_on_chip_mem:on_chip_mem|altsyncram:the_altsyncram|altsyncram_ei92:auto_generated|mux_2jb:mux5" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_ei92.tdf Line: 57
Info (12128): Elaborating entity "NIOS_UART_uart_0" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 130
Info (12128): Elaborating entity "NIOS_UART_uart_0_tx" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_tx:the_NIOS_UART_uart_0_tx" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 867
Info (12128): Elaborating entity "NIOS_UART_uart_0_rx" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 885
Info (12128): Elaborating entity "NIOS_UART_uart_0_rx_stimulus_source" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_rx:the_NIOS_UART_uart_0_rx|NIOS_UART_uart_0_rx_stimulus_source:the_NIOS_UART_uart_0_rx_stimulus_source" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 366
Info (12128): Elaborating entity "NIOS_UART_uart_0_regs" for hierarchy "NIOS_UART:u0|NIOS_UART_uart_0:uart_0|NIOS_UART_uart_0_regs:the_NIOS_UART_uart_0_regs" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_uart_0.v Line: 916
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 170
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 359
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 419
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 483
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:uart_0_s1_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 547
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:on_chip_mem_s1_translator" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 611
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 692
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 773
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 857
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 898
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1164
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router:router|NIOS_UART_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router.sv Line: 181
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1180
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_001_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_001:router_001|NIOS_UART_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_002" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1196
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_002_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_002:router_002|NIOS_UART_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_002.sv Line: 178
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_003" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1212
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_router_003_default_decode" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_router_003:router_003|NIOS_UART_mm_interconnect_0_router_003_default_decode:the_default_decode" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_router_003.sv Line: 173
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_demux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1257
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_demux_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1280
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_mux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1303
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_cmd_mux_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1320
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_rsp_demux_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1383
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_rsp_mux" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1435
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_rsp_mux_001" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1458
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_avalon_st_adapter" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0.v Line: 1487
Info (12128): Elaborating entity "NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "NIOS_UART:u0|NIOS_UART_mm_interconnect_0:mm_interconnect_0|NIOS_UART_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|NIOS_UART_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/NIOS_UART_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "NIOS_UART_irq_mapper" for hierarchy "NIOS_UART:u0|NIOS_UART_irq_mapper:irq_mapper" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 177
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 240
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "NIOS_UART:u0|altera_reset_controller:rst_controller_001" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/qsys/NIOS_UART/synthesis/NIOS_UART.v Line: 303
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_eeo.tdf
    Info (12023): Found entity 1: sld_ela_trigger_eeo File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/sld_ela_trigger_eeo.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_serdes_sys_data_flow_1_42af.v
    Info (12023): Found entity 1: sld_reserved_SerDes_Sys_data_flow_1_42af File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/sld_reserved_serdes_sys_data_flow_1_42af.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_k3l.tdf
    Info (12023): Found entity 1: cmpr_k3l File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_k3l.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_22l.tdf
    Info (12023): Found entity 1: cmpr_22l File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_22l.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_q3l.tdf
    Info (12023): Found entity 1: cmpr_q3l File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_q3l.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_82l.tdf
    Info (12023): Found entity 1: cmpr_82l File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_82l.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_n3l.tdf
    Info (12023): Found entity 1: cmpr_n3l File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_n3l.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_o3l.tdf
    Info (12023): Found entity 1: cmpr_o3l File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_o3l.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qk84.tdf
    Info (12023): Found entity 1: altsyncram_qk84 File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/altsyncram_qk84.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_dlc.tdf
    Info (12023): Found entity 1: mux_dlc File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/mux_dlc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_lbi.tdf
    Info (12023): Found entity 1: cntr_lbi File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cntr_lbi.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_h9c.tdf
    Info (12023): Found entity 1: cmpr_h9c File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_h9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_22j.tdf
    Info (12023): Found entity 1: cntr_22j File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cntr_22j.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_89i.tdf
    Info (12023): Found entity 1: cntr_89i File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cntr_89i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf
    Info (12023): Found entity 1: cmpr_d9c File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_d9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "data_flow"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2024.03.14.09:11:18 Progress: Loading sldebe3d027/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 142
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/ip/sldebe3d027/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "DFE_prl:DFE|Div0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv Line: 74
Info (12130): Elaborated megafunction instantiation "DFE_prl:DFE|lpm_divide:Div0" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv Line: 74
Info (12133): Instantiated megafunction "DFE_prl:DFE|lpm_divide:Div0" with the following parameter: File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/Rx_sim/Rx_prl_ocm.sv Line: 74
    Info (12134): Parameter "LPM_WIDTHN" = "16"
    Info (12134): Parameter "LPM_WIDTHD" = "16"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_7dm.tdf
    Info (12023): Found entity 1: lpm_divide_7dm File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/lpm_divide_7dm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf
    Info (12023): Found entity 1: sign_div_unsign_dnh File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/sign_div_unsign_dnh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_03f.tdf
    Info (12023): Found entity 1: alt_u_div_03f File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/db/alt_u_div_03f.tdf Line: 23
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[2]" is stuck at VCC File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 90
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 18
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 25 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:data_flow"
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Warning (20013): Ignored 19 assignments for entity "RX" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "channel" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "de1soc_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity de1soc_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity de1soc_top -section_id Top was ignored
Warning (20013): Ignored 16 assignments for entity "pll" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_VERSION 22.1 -entity pll -sip ips/pll.sip -library lib_pll was ignored
    Warning (20014): Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity pll -sip ips/pll.sip -library lib_pll was ignored
Warning (20013): Ignored 317 assignments for entity "pll_0002" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/output_files/SerDes_Sys.map.smsg
Critical Warning (35025): Partially connected in-system debug instance "data_flow" to 609 of its 643 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 34 missing sources or connections.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 11 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 13
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/rtl/SerDes_Sys.sv Line: 21
Info (21057): Implemented 29663 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 19 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 28645 logic cells
    Info (21064): Implemented 977 RAM segments
    Info (21062): Implemented 9 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 600 warnings
    Info: Peak virtual memory: 5322 megabytes
    Info: Processing ended: Thu Mar 14 09:12:16 2024
    Info: Elapsed time: 00:01:19
    Info: Total CPU time (on all processors): 00:01:42


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/ECE496_FPGA/git_version/FPGA-Accelerated-SERDES-Simulation-System/FPGA_ocm/output_files/SerDes_Sys.map.smsg.


