; ModuleID = 'D:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/.autopilot/db/a.o.3.bc'
target datalayout = "e-p:64:64:64-i1:8:8-i8:8:8-i16:16:16-i32:32:32-i64:64:64-f32:32:32-f64:64:64-v64:64:64-v128:128:128-a0:0:64-s0:64:64-f80:128:128-n8:16:32:64-S128"
target triple = "x86_64-w64-mingw32"

@c = internal unnamed_addr constant [48 x i18] [i18 25, i18 -56, i18 121, i18 -155, i18 84, i18 176, i18 -680, i18 1415, i18 -2283, i18 3116, i18 -3719, i18 69475, i18 -3719, i18 3116, i18 -2283, i18 1415, i18 -680, i18 176, i18 84, i18 -155, i18 121, i18 -56, i18 25, i18 0, i18 46, i18 -16, i18 -78, i18 226, i18 -347, i18 268, i18 288, i18 -1727, i18 4751, i18 -11484, i18 40865, i18 40865, i18 -11484, i18 4751, i18 -1727, i18 288, i18 268, i18 -347, i18 226, i18 -78, i18 -16, i18 46, i18 0, i18 0], align 16 ; [#uses=1 type=[48 x i18]*]
@shift_reg_p = internal global [96 x i38] zeroinitializer ; [#uses=2 type=[96 x i38]*]
@in = internal unnamed_addr global i18 0, align 4 ; [#uses=2 type=i18*]
@init = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@ch = internal unnamed_addr global i1 false, align 1 ; [#uses=2 type=i1*]
@i = internal unnamed_addr global i6 0, align 1   ; [#uses=2 type=i6*]
@DI_cache = internal unnamed_addr global [16 x i18] zeroinitializer, align 16 ; [#uses=2 type=[16 x i18]*]
@init_1 = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@index = internal unnamed_addr global i4 0, align 1 ; [#uses=2 type=i4*]
@i_1 = internal unnamed_addr global i3 0, align 1 ; [#uses=2 type=i3*]
@ch_1 = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@c_1_0 = internal unnamed_addr constant [6 x i18] [i18 1651, i18 -13134, i18 77019, i18 77019, i18 -13134, i18 1651] ; [#uses=1 type=[6 x i18]*]
@shift_reg_p0 = internal global [12 x i38] zeroinitializer ; [#uses=2 type=[12 x i38]*]
@shift_reg_p1 = internal global [12 x i38] zeroinitializer ; [#uses=2 type=[12 x i38]*]
@in_1 = internal unnamed_addr global i18 0, align 4 ; [#uses=2 type=i18*]
@init_2 = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@i_2 = internal unnamed_addr global i6 0, align 1 ; [#uses=2 type=i6*]
@j = internal unnamed_addr global i6 0, align 1   ; [#uses=2 type=i6*]
@c_1 = internal unnamed_addr constant [12 x i18] [i18 2054, i18 -14177, i18 77667, i18 77667, i18 -14177, i18 2054, i18 0, i18 0, i18 131071, i18 0, i18 0, i18 0], align 16 ; [#uses=1 type=[12 x i18]*]
@shift_reg_p_1 = internal global [26 x i38] zeroinitializer ; [#uses=2 type=[26 x i38]*]
@in_2 = internal unnamed_addr global i18 0, align 4 ; [#uses=2 type=i18*]
@init_3 = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@cnt = internal unnamed_addr global i2 0, align 1 ; [#uses=2 type=i2*]
@ch_2 = internal unnamed_addr global i1 false, align 1 ; [#uses=2 type=i1*]
@i_3 = internal unnamed_addr global i4 0, align 1 ; [#uses=2 type=i4*]
@c_2 = internal unnamed_addr constant [24 x i18] [i18 -224, i18 1139, i18 -3642, i18 9343, i18 -22689, i18 81597, i18 81597, i18 -22689, i18 9343, i18 -3642, i18 1139, i18 -224, i18 0, i18 0, i18 0, i18 0, i18 0, i18 131071, i18 0, i18 0, i18 0, i18 0, i18 0, i18 0], align 16 ; [#uses=1 type=[24 x i18]*]
@shift_reg_p_2 = internal global [50 x i38] zeroinitializer ; [#uses=2 type=[50 x i38]*]
@in_3 = internal unnamed_addr global i18 0, align 4 ; [#uses=2 type=i18*]
@init_4 = internal unnamed_addr global i1 true, align 1 ; [#uses=2 type=i1*]
@cnt_1 = internal unnamed_addr global i1 false, align 1 ; [#uses=2 type=i1*]
@ch_3 = internal unnamed_addr global i1 false, align 1 ; [#uses=2 type=i1*]
@i_4 = internal unnamed_addr global i5 0, align 1 ; [#uses=2 type=i5*]
@acc = internal unnamed_addr global i16 0, align 2 ; [#uses=2 type=i16*]
@dds_table = internal unnamed_addr constant [32 x i16] [i16 0, i16 3196, i16 6270, i16 9102, i16 11585, i16 13623, i16 15137, i16 16069, i16 16384, i16 16069, i16 15137, i16 13623, i16 11585, i16 9102, i16 6270, i16 3196, i16 0, i16 -3196, i16 -6270, i16 -9102, i16 -11585, i16 -13623, i16 -15137, i16 -16069, i16 -16384, i16 -16069, i16 -15137, i16 -13623, i16 -11585, i16 -9102, i16 -6270, i16 -3196], align 16 ; [#uses=2 type=[32 x i16]*]
@duc_str = internal unnamed_addr constant [4 x i8] c"duc\00" ; [#uses=1 type=[4 x i8]*]
@c_1_1 = internal unnamed_addr constant [6 x i1] [i1 false, i1 false, i1 false, i1 true, i1 false, i1 false] ; [#uses=1 type=[6 x i1]*]

; [#uses=1]
define internal fastcc void @duc_mixer(i16 zeroext %freq, i18 signext %Din, i18* nocapture %Dout_I, i18* nocapture %Dout_Q) nounwind uwtable {
  %Din_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %Din) nounwind ; [#uses=3 type=i18]
  call void @llvm.dbg.value(metadata !{i18 %Din_read}, i64 0, metadata !0), !dbg !14 ; [debug line = 23:14] [debug variable = Din]
  call void @llvm.dbg.value(metadata !{i18 %Din_read}, i64 0, metadata !15), !dbg !24 ; [debug line = 4:42@58:17] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %Din_read}, i64 0, metadata !25), !dbg !36 ; [debug line = 4:9@8:13@58:17] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %Din_read}, i64 0, metadata !37), !dbg !39 ; [debug line = 4:33@59:22] [debug variable = b]
  call void @llvm.dbg.value(metadata !{i18 %Din_read}, i64 0, metadata !40), !dbg !47 ; [debug line = 13:33@60:22] [debug variable = b]
  %freq_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %freq) nounwind ; [#uses=1 type=i16]
  call void @llvm.dbg.value(metadata !{i16 %freq_read}, i64 0, metadata !48), !dbg !49 ; [debug line = 22:9] [debug variable = freq]
  call void @llvm.dbg.value(metadata !{i16 %freq}, i64 0, metadata !48), !dbg !49 ; [debug line = 22:9] [debug variable = freq]
  call void @llvm.dbg.value(metadata !{i18 %Din}, i64 0, metadata !0), !dbg !14 ; [debug line = 23:14] [debug variable = Din]
  call void @llvm.dbg.value(metadata !{i18* %Dout_I}, i64 0, metadata !50), !dbg !51 ; [debug line = 24:15] [debug variable = Dout_I]
  call void @llvm.dbg.value(metadata !{i18* %Dout_Q}, i64 0, metadata !52), !dbg !53 ; [debug line = 25:15] [debug variable = Dout_Q]
  %i_1_load = load i3* @i_1, align 1, !dbg !54    ; [#uses=3 type=i3] [debug line = 37:20]
  %inc = add i3 %i_1_load, 1, !dbg !54            ; [#uses=1 type=i3] [debug line = 37:20]
  call void @llvm.dbg.value(metadata !{i3 %inc}, i64 0, metadata !55), !dbg !54 ; [debug line = 37:20] [debug variable = inc]
  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3 %i_1_load, i32 1, i32 2), !dbg !58 ; [#uses=1 type=i2] [debug line = 38:25]
  %valid_in = icmp eq i2 %tmp_14, 0, !dbg !58     ; [#uses=3 type=i1] [debug line = 38:25]
  call void @llvm.dbg.value(metadata !{i1 %valid_in}, i64 0, metadata !59), !dbg !58 ; [debug line = 38:25] [debug variable = valid_in]
  %init_1_load = load i1* @init_1, align 1, !dbg !62 ; [#uses=1 type=i1] [debug line = 39:35]
  %freq_dds = select i1 %init_1_load, i16 0, i16 %freq_read, !dbg !62 ; [#uses=1 type=i16] [debug line = 39:35]
  call void @llvm.dbg.value(metadata !{i16 %freq_dds}, i64 0, metadata !48), !dbg !62 ; [debug line = 39:35] [debug variable = freq]
  call void @llvm.dbg.value(metadata !{i16 %freq_dds}, i64 0, metadata !63), !dbg !62 ; [debug line = 39:35] [debug variable = freq_dds]
  %ch_1_load = load i1* @ch_1, align 1, !dbg !64  ; [#uses=2 type=i1] [debug line = 45:3]
  %brmerge_demorgan = and i1 %ch_1_load, %valid_in, !dbg !64 ; [#uses=1 type=i1] [debug line = 45:3]
  %index_load = load i4* @index, align 1, !dbg !65 ; [#uses=5 type=i4] [debug line = 46:5]
  br i1 %brmerge_demorgan, label %1, label %2, !dbg !64 ; [debug line = 45:3]

; <label>:1                                       ; preds = %0
  %tmp = zext i4 %index_load to i64, !dbg !65     ; [#uses=1 type=i64] [debug line = 46:5]
  %DI_cache_addr = getelementptr inbounds [16 x i18]* @DI_cache, i64 0, i64 %tmp, !dbg !65 ; [#uses=1 type=i18*] [debug line = 46:5]
  store i18 %Din_read, i18* %DI_cache_addr, align 4, !dbg !65 ; [debug line = 46:5]
  br label %5, !dbg !67                           ; [debug line = 47:3]

; <label>:2                                       ; preds = %0
  br i1 %valid_in, label %3, label %._crit_edge, !dbg !68 ; [debug line = 48:8]

; <label>:3                                       ; preds = %2
  call void @llvm.dbg.value(metadata !{i16 %freq_dds}, i64 0, metadata !69) nounwind, !dbg !81 ; [debug line = 4:11@49:5] [debug variable = freq]
  %acc_load = load i16* @acc, align 2, !dbg !82   ; [#uses=1 type=i16] [debug line = 14:3@49:5]
  %acc_assign_i = add i16 %acc_load, %freq_dds, !dbg !82 ; [#uses=2 type=i16] [debug line = 14:3@49:5]
  store i16 %acc_assign_i, i16* @acc, align 2, !dbg !82 ; [debug line = 14:3@49:5]
  %phase1 = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %acc_assign_i, i32 11, i32 15), !dbg !84 ; [#uses=2 type=i5] [debug line = 24:2@49:5]
  call void @llvm.dbg.value(metadata !{i5 %phase1}, i64 0, metadata !85) nounwind, !dbg !84 ; [debug line = 24:2@49:5] [debug variable = phase1]
  %tmp_i = zext i5 %phase1 to i64, !dbg !89       ; [#uses=1 type=i64] [debug line = 26:3@49:5]
  %dds_table_addr = getelementptr inbounds [32 x i16]* @dds_table, i64 0, i64 %tmp_i, !dbg !89 ; [#uses=1 type=i16*] [debug line = 26:3@49:5]
  %sine = load i16* %dds_table_addr, align 2, !dbg !89 ; [#uses=2 type=i16] [debug line = 26:3@49:5]
  %phase2 = sub i5 8, %phase1, !dbg !90           ; [#uses=1 type=i5] [debug line = 32:3@49:5]
  call void @llvm.dbg.value(metadata !{i5 %phase2}, i64 0, metadata !91) nounwind, !dbg !90 ; [debug line = 32:3@49:5] [debug variable = phase2]
  %tmp_61_i = zext i5 %phase2 to i64, !dbg !92    ; [#uses=1 type=i64] [debug line = 33:3@49:5]
  %dds_table_addr_1 = getelementptr inbounds [32 x i16]* @dds_table, i64 0, i64 %tmp_61_i, !dbg !92 ; [#uses=1 type=i16*] [debug line = 33:3@49:5]
  %cosine = load i16* %dds_table_addr_1, align 2, !dbg !92 ; [#uses=2 type=i16] [debug line = 33:3@49:5]
  call void @llvm.dbg.value(metadata !{i16 %sine}, i64 0, metadata !93) nounwind, !dbg !94 ; [debug line = 5:12@49:5] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16 %cosine}, i64 0, metadata !95) nounwind, !dbg !96 ; [debug line = 6:12@49:5] [debug variable = cosine]
  call void @llvm.dbg.value(metadata !{i16 %sine}, i64 0, metadata !97), !dbg !80 ; [debug line = 49:5] [debug variable = sine]
  call void @llvm.dbg.value(metadata !{i16 %cosine}, i64 0, metadata !100), !dbg !80 ; [debug line = 49:5] [debug variable = cosine]
  %tmp_s = zext i4 %index_load to i64, !dbg !101  ; [#uses=1 type=i64] [debug line = 50:5]
  %DI_cache_addr_1 = getelementptr inbounds [16 x i18]* @DI_cache, i64 0, i64 %tmp_s, !dbg !101 ; [#uses=1 type=i18*] [debug line = 50:5]
  %Din_re = load i18* %DI_cache_addr_1, align 4, !dbg !101 ; [#uses=1 type=i18] [debug line = 50:5]
  call void @llvm.dbg.value(metadata !{i18 %Din_re}, i64 0, metadata !102), !dbg !101 ; [debug line = 50:5] [debug variable = Din_re]
  call void @llvm.dbg.value(metadata !{i18 %Din}, i64 0, metadata !15), !dbg !24 ; [debug line = 4:42@58:17] [debug variable = c]
  %tmp_i3_cast = sext i16 %sine to i17, !dbg !103 ; [#uses=1 type=i17] [debug line = 7:20@58:17]
  %tmp_i4_cast = sext i16 %cosine to i17, !dbg !103 ; [#uses=1 type=i17] [debug line = 7:20@58:17]
  %tmp_3 = sub i17 %tmp_i3_cast, %tmp_i4_cast, !dbg !103 ; [#uses=1 type=i17] [debug line = 7:20@58:17]
  call void @llvm.dbg.value(metadata !{i17 %tmp_3}, i64 0, metadata !104), !dbg !103 ; [debug line = 7:20@58:17] [debug variable = tmp]
  call void @llvm.dbg.value(metadata !{i18 %Din}, i64 0, metadata !25), !dbg !36 ; [debug line = 4:9@8:13@58:17] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i17 %tmp_3}, i64 0, metadata !106), !dbg !107 ; [debug line = 5:9@8:13@58:17] [debug variable = d]
  %tmp_i_i = sext i18 %Din_read to i32, !dbg !108 ; [#uses=1 type=i32] [debug line = 4:24@59:22]
  %tmp_i_i_10 = sext i17 %tmp_3 to i32, !dbg !108 ; [#uses=1 type=i32] [debug line = 4:24@59:22]
  %tmp_2 = mul i32 %tmp_i_i_10, %tmp_i_i, !dbg !108 ; [#uses=2 type=i32] [debug line = 4:24@59:22]
  call void @llvm.dbg.value(metadata !{i18 %Din_re}, i64 0, metadata !109), !dbg !108 ; [debug line = 4:24@59:22] [debug variable = a]
  call void @llvm.dbg.value(metadata !{i18 %Din}, i64 0, metadata !37), !dbg !39 ; [debug line = 4:33@59:22] [debug variable = b]
  %tmp_i5 = sext i18 %Din_re to i19, !dbg !110    ; [#uses=2 type=i19] [debug line = 7:20@59:22]
  %tmp_i6 = sext i18 %Din_read to i19, !dbg !110  ; [#uses=2 type=i19] [debug line = 7:20@59:22]
  %tmp_5 = sub i19 %tmp_i5, %tmp_i6, !dbg !110    ; [#uses=1 type=i19] [debug line = 7:20@59:22]
  call void @llvm.dbg.value(metadata !{i19 %tmp_5}, i64 0, metadata !111), !dbg !110 ; [debug line = 7:20@59:22] [debug variable = tmp]
  call void @llvm.dbg.value(metadata !{i19 %tmp_5}, i64 0, metadata !112), !dbg !114 ; [debug line = 5:9@8:13@59:22] [debug variable = d]
  %tmp_i_i8_cast = sext i16 %sine to i32, !dbg !115 ; [#uses=1 type=i32] [debug line = 7:40@8:13@59:22]
  %tmp_i_i9_cast = sext i19 %tmp_5 to i32, !dbg !115 ; [#uses=1 type=i32] [debug line = 7:40@8:13@59:22]
  %m = mul i32 %tmp_i_i9_cast, %tmp_i_i8_cast, !dbg !115 ; [#uses=1 type=i32] [debug line = 7:40@8:13@59:22]
  call void @llvm.dbg.value(metadata !{i32 %m}, i64 0, metadata !117), !dbg !115 ; [debug line = 7:40@8:13@59:22] [debug variable = m]
  call void @llvm.dbg.value(metadata !{i32 %m}, i64 0, metadata !118), !dbg !113 ; [debug line = 8:13@59:22] [debug variable = m]
  %tmp_8 = add i32 %m, %tmp_2, !dbg !38           ; [#uses=1 type=i32] [debug line = 59:22]
  %tmp_1 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_8, i32 14, i32 31), !dbg !38 ; [#uses=1 type=i18] [debug line = 59:22]
  call void @_ssdm_op_Write.ap_auto.i18P(i18* %Dout_I, i18 %tmp_1) nounwind, !dbg !38 ; [debug line = 59:22]
  call void @llvm.dbg.value(metadata !{i18 %Din_re}, i64 0, metadata !119), !dbg !120 ; [debug line = 13:24@60:22] [debug variable = a]
  call void @llvm.dbg.value(metadata !{i18 %Din}, i64 0, metadata !40), !dbg !47 ; [debug line = 13:33@60:22] [debug variable = b]
  %tmp_6 = add i19 %tmp_i6, %tmp_i5, !dbg !121    ; [#uses=1 type=i19] [debug line = 16:20@60:22]
  call void @llvm.dbg.value(metadata !{i19 %tmp_6}, i64 0, metadata !123), !dbg !121 ; [debug line = 16:20@60:22] [debug variable = tmp]
  call void @llvm.dbg.value(metadata !{i19 %tmp_6}, i64 0, metadata !124), !dbg !126 ; [debug line = 5:9@17:13@60:22] [debug variable = d]
  %tmp_i_i1_cast = sext i16 %cosine to i32, !dbg !127 ; [#uses=1 type=i32] [debug line = 18:3@60:22]
  %tmp_i_i1_cast_11 = sext i19 %tmp_6 to i32, !dbg !127 ; [#uses=1 type=i32] [debug line = 18:3@60:22]
  %m_i_i = mul i32 %tmp_i_i1_cast_11, %tmp_i_i1_cast, !dbg !127 ; [#uses=1 type=i32] [debug line = 18:3@60:22]
  %tmp_4 = add i32 %m_i_i, %tmp_2, !dbg !46       ; [#uses=1 type=i32] [debug line = 60:22]
  %tmp_7 = call i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32 %tmp_4, i32 14, i32 31), !dbg !46 ; [#uses=1 type=i18] [debug line = 60:22]
  call void @_ssdm_op_Write.ap_auto.i18P(i18* %Dout_Q, i18 %tmp_7) nounwind, !dbg !46 ; [debug line = 60:22]
  %tmp_9 = icmp eq i4 %index_load, -1, !dbg !128  ; [#uses=1 type=i1] [debug line = 62:5]
  br i1 %tmp_9, label %4, label %._crit_edge2, !dbg !128 ; [debug line = 62:5]

; <label>:4                                       ; preds = %3
  store i1 false, i1* @init_1, align 1, !dbg !129 ; [debug line = 64:7]
  br label %._crit_edge2, !dbg !131               ; [debug line = 65:5]

._crit_edge2:                                     ; preds = %4, %3
  br label %._crit_edge, !dbg !132                ; [debug line = 66:3]

._crit_edge:                                      ; preds = %._crit_edge2, %2
  br label %5

; <label>:5                                       ; preds = %._crit_edge, %1
  %tmp_10 = icmp eq i4 %index_load, -1, !dbg !133 ; [#uses=1 type=i1] [debug line = 68:3]
  br i1 %tmp_10, label %6, label %._crit_edge3, !dbg !133 ; [debug line = 68:3]

; <label>:6                                       ; preds = %5
  %tmp_11 = xor i1 %ch_1_load, true, !dbg !134    ; [#uses=1 type=i1] [debug line = 68:19]
  store i1 %tmp_11, i1* @ch_1, align 1, !dbg !134 ; [debug line = 68:19]
  br label %._crit_edge3, !dbg !136               ; [debug line = 68:29]

._crit_edge3:                                     ; preds = %6, %5
  br i1 %valid_in, label %7, label %._crit_edge4, !dbg !137 ; [debug line = 69:3]

; <label>:7                                       ; preds = %._crit_edge3
  %tmp_12 = add i4 %index_load, 1, !dbg !138      ; [#uses=1 type=i4] [debug line = 69:17]
  store i4 %tmp_12, i4* @index, align 1, !dbg !138 ; [debug line = 69:17]
  br label %._crit_edge4, !dbg !138               ; [debug line = 69:17]

._crit_edge4:                                     ; preds = %7, %._crit_edge3
  %tmp_13 = icmp eq i3 %i_1_load, -3, !dbg !139   ; [#uses=1 type=i1] [debug line = 70:3]
  %inc_1 = select i1 %tmp_13, i3 0, i3 %inc, !dbg !139 ; [#uses=1 type=i3] [debug line = 70:3]
  call void @llvm.dbg.value(metadata !{i3 %inc_1}, i64 0, metadata !55), !dbg !139 ; [debug line = 70:3] [debug variable = inc]
  store i3 %inc_1, i3* @i_1, align 1, !dbg !139   ; [debug line = 70:3]
  ret void, !dbg !140                             ; [debug line = 71:1]
}

; [#uses=1]
define internal fastcc i18 @duc_imf3(i18 signext %x) {
  %x_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x) ; [#uses=2 type=i18]
  call void @llvm.dbg.value(metadata !{i18 %x_read}, i64 0, metadata !141), !dbg !149 ; [debug line = 5:15] [debug variable = x]
  call void @llvm.dbg.value(metadata !{i18 %x}, i64 0, metadata !141), !dbg !149 ; [debug line = 5:15] [debug variable = x]
  %i_2_load = load i6* @i_2, align 1, !dbg !150   ; [#uses=5 type=i6] [debug line = 25:3]
  %tmp = icmp eq i6 %i_2_load, 0, !dbg !150       ; [#uses=2 type=i1] [debug line = 25:3]
  %in_1_load = load i18* @in_1, align 4, !dbg !152 ; [#uses=1 type=i18] [debug line = 32:12]
  br i1 %tmp, label %1, label %._crit_edge_ifconv, !dbg !150 ; [debug line = 25:3]

; <label>:1                                       ; preds = %0
  store i18 %x_read, i18* @in_1, align 4, !dbg !153 ; [debug line = 26:5]
  br label %._crit_edge_ifconv, !dbg !155         ; [debug line = 27:3]

._crit_edge_ifconv:                               ; preds = %1, %0
  %d_assign = phi i18 [ %x_read, %1 ], [ %in_1_load, %0 ] ; [#uses=3 type=i18]
  %inc = add i6 %i_2_load, 1, !dbg !156           ; [#uses=2 type=i6] [debug line = 28:18]
  call void @llvm.dbg.value(metadata !{i6 %inc}, i64 0, metadata !157), !dbg !156 ; [debug line = 28:18] [debug variable = inc]
  %p_Val2_s = load i6* @j, align 1, !dbg !160     ; [#uses=3 type=i6] [debug line = 30:36]
  call void @llvm.dbg.value(metadata !{i6 %p_Val2_s}, i64 0, metadata !162), !dbg !160 ; [debug line = 30:36] [debug variable = __Val2__]
  %ch_4 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %p_Val2_s, i32 3), !dbg !163 ; [#uses=2 type=i1] [debug line = 30:64]
  call void @llvm.dbg.value(metadata !{i1 %ch_4}, i64 0, metadata !164), !dbg !166 ; [debug line = 30:153] [debug variable = ch]
  %tmp_s = zext i6 %i_2_load to i64, !dbg !152    ; [#uses=2 type=i64] [debug line = 32:12]
  %c_1_0_addr = getelementptr [6 x i18]* @c_1_0, i64 0, i64 %tmp_s, !dbg !152 ; [#uses=1 type=i18*] [debug line = 32:12]
  %c_1_0_load = load i18* %c_1_0_addr, align 8, !dbg !152 ; [#uses=1 type=i18] [debug line = 32:12]
  %init_2_load = load i1* @init_2, align 1, !dbg !152 ; [#uses=1 type=i1] [debug line = 32:12]
  %tmp_14 = icmp eq i6 %i_2_load, 5, !dbg !152    ; [#uses=4 type=i1] [debug line = 32:12]
  %or_cond = or i1 %init_2_load, %tmp_14, !dbg !152 ; [#uses=2 type=i1] [debug line = 32:12]
  %tmp_7 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_4) ; [#uses=1 type=i7]
  %tmp_8 = zext i7 %tmp_7 to i64, !dbg !152       ; [#uses=2 type=i64] [debug line = 32:12]
  %shift_reg_p0_addr = getelementptr [12 x i38]* @shift_reg_p0, i64 0, i64 %tmp_8, !dbg !152 ; [#uses=1 type=i38*] [debug line = 32:12]
  %shift_reg_p0_load = load i38* %shift_reg_p0_addr, align 8, !dbg !152 ; [#uses=1 type=i38] [debug line = 32:12]
  %tmp_15 = select i1 %or_cond, i38 0, i38 %shift_reg_p0_load, !dbg !152 ; [#uses=1 type=i38] [debug line = 32:12]
  call void @llvm.dbg.value(metadata !{i18 %c_1_0_load}, i64 0, metadata !167), !dbg !173 ; [debug line = 42:9@32:12] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %d_assign}, i64 0, metadata !174), !dbg !175 ; [debug line = 43:9@32:12] [debug variable = d]
  %tmp_i = sext i18 %c_1_0_load to i36, !dbg !176 ; [#uses=1 type=i36] [debug line = 46:40@32:12]
  %tmp_i_12 = sext i18 %d_assign to i36, !dbg !176 ; [#uses=1 type=i36] [debug line = 46:40@32:12]
  %tmp_i_cast = sext i18 %d_assign to i35, !dbg !176 ; [#uses=1 type=i35] [debug line = 46:40@32:12]
  %m = mul nsw i36 %tmp_i_12, %tmp_i, !dbg !176   ; [#uses=1 type=i36] [debug line = 46:40@32:12]
  call void @llvm.dbg.value(metadata !{i36 %m}, i64 0, metadata !178), !dbg !176 ; [debug line = 46:40@32:12] [debug variable = m]
  %tmp_26_i = sext i36 %m to i38, !dbg !152       ; [#uses=1 type=i38] [debug line = 32:12]
  %acc0 = add i38 %tmp_15, %tmp_26_i, !dbg !152   ; [#uses=2 type=i38] [debug line = 32:12]
  call void @llvm.dbg.value(metadata !{i38 %acc0}, i64 0, metadata !180), !dbg !152 ; [debug line = 32:12] [debug variable = acc0]
  %c_1_1_addr = getelementptr [6 x i1]* @c_1_1, i64 0, i64 %tmp_s, !dbg !184 ; [#uses=1 type=i1*] [debug line = 33:12]
  %c_1_1_load = load i1* %c_1_1_addr, align 1, !dbg !184 ; [#uses=1 type=i1] [debug line = 33:12]
  %shift_reg_p1_addr = getelementptr [12 x i38]* @shift_reg_p1, i64 0, i64 %tmp_8, !dbg !184 ; [#uses=1 type=i38*] [debug line = 33:12]
  %shift_reg_p1_load = load i38* %shift_reg_p1_addr, align 8, !dbg !184 ; [#uses=1 type=i38] [debug line = 33:12]
  %tmp_16 = select i1 %or_cond, i38 0, i38 %shift_reg_p1_load, !dbg !184 ; [#uses=1 type=i38] [debug line = 33:12]
  call void @llvm.dbg.value(metadata !{i1 %c_1_1_load}, i64 0, metadata !185), !dbg !186 ; [debug line = 42:9@33:12] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %d_assign}, i64 0, metadata !187), !dbg !188 ; [debug line = 43:9@33:12] [debug variable = d]
  %p_shl = call i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18 %d_assign, i17 0), !dbg !189 ; [#uses=1 type=i35] [debug line = 46:40@33:12]
  %mt = sub i35 %p_shl, %tmp_i_cast, !dbg !189    ; [#uses=1 type=i35] [debug line = 46:40@33:12]
  %m_1 = select i1 %c_1_1_load, i35 %mt, i35 0    ; [#uses=1 type=i35]
  call void @llvm.dbg.value(metadata !{i35 %m_1}, i64 0, metadata !190), !dbg !189 ; [debug line = 46:40@33:12] [debug variable = m]
  %tmp_26_i6 = sext i35 %m_1 to i38, !dbg !184    ; [#uses=1 type=i38] [debug line = 33:12]
  %acc1 = add i38 %tmp_16, %tmp_26_i6, !dbg !184  ; [#uses=2 type=i38] [debug line = 33:12]
  call void @llvm.dbg.value(metadata !{i38 %acc1}, i64 0, metadata !191), !dbg !184 ; [debug line = 33:12] [debug variable = acc1]
  %tmp_9 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_2_load, i1 %ch_4) ; [#uses=1 type=i7]
  %tmp_10 = zext i7 %tmp_9 to i64, !dbg !192      ; [#uses=2 type=i64] [debug line = 35:5]
  %shift_reg_p0_addr_1 = getelementptr [12 x i38]* @shift_reg_p0, i64 0, i64 %tmp_10, !dbg !192 ; [#uses=1 type=i38*] [debug line = 35:5]
  store i38 %acc0, i38* %shift_reg_p0_addr_1, align 8, !dbg !192 ; [debug line = 35:5]
  %shift_reg_p1_addr_1 = getelementptr [12 x i38]* @shift_reg_p1, i64 0, i64 %tmp_10, !dbg !193 ; [#uses=1 type=i38*] [debug line = 36:5]
  store i38 %acc1, i38* %shift_reg_p1_addr_1, align 8, !dbg !193 ; [debug line = 36:5]
  %tmp_11 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %acc0, i32 17, i32 34), !dbg !194 ; [#uses=1 type=i18] [debug line = 38:5]
  %tmp_12 = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %acc1, i32 17, i32 34), !dbg !194 ; [#uses=1 type=i18] [debug line = 38:5]
  %tmp_13 = select i1 %tmp, i18 %tmp_11, i18 %tmp_12, !dbg !194 ; [#uses=1 type=i18] [debug line = 38:5]
  %tmp_17 = icmp eq i6 %p_Val2_s, 15, !dbg !195   ; [#uses=2 type=i1] [debug line = 39:5]
  %or_cond5 = and i1 %tmp_14, %tmp_17, !dbg !195  ; [#uses=1 type=i1] [debug line = 39:5]
  br i1 %or_cond5, label %2, label %._crit_edge8, !dbg !195 ; [debug line = 39:5]

; <label>:2                                       ; preds = %._crit_edge_ifconv
  store i1 false, i1* @init_2, align 1, !dbg !196 ; [debug line = 40:7]
  br label %._crit_edge8, !dbg !196               ; [debug line = 40:7]

._crit_edge8:                                     ; preds = %2, %._crit_edge_ifconv
  br i1 %tmp_14, label %._crit_edge10, label %._crit_edge9, !dbg !197 ; [debug line = 41:5]

._crit_edge10:                                    ; preds = %._crit_edge8
  %tmp_18 = add i6 %p_Val2_s, 1, !dbg !198        ; [#uses=1 type=i6] [debug line = 42:7]
  %tmp_19 = select i1 %tmp_17, i6 0, i6 %tmp_18, !dbg !198 ; [#uses=1 type=i6] [debug line = 42:7]
  store i6 %tmp_19, i6* @j, align 1, !dbg !198    ; [debug line = 42:7]
  br label %._crit_edge9, !dbg !198               ; [debug line = 42:7]

._crit_edge9:                                     ; preds = %._crit_edge10, %._crit_edge8
  %inc_2 = select i1 %tmp_14, i6 0, i6 %inc, !dbg !199 ; [#uses=1 type=i6] [debug line = 44:5]
  call void @llvm.dbg.value(metadata !{i6 %inc_2}, i64 0, metadata !157), !dbg !199 ; [debug line = 44:5] [debug variable = inc]
  store i6 %inc_2, i6* @i_2, align 1, !dbg !199   ; [debug line = 44:5]
  call void @llvm.dbg.value(metadata !{i18 %tmp_13}, i64 0, metadata !200), !dbg !201 ; [debug line = 4:16] [debug variable = y]
  ret i18 %tmp_13, !dbg !202                      ; [debug line = 45:1]
}

; [#uses=1]
define internal fastcc i18 @duc_imf2(i18 signext %x) {
  %x_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %x) ; [#uses=1 type=i18]
  call void @llvm.dbg.value(metadata !{i18 %x_read}, i64 0, metadata !203), !dbg !211 ; [debug line = 5:15] [debug variable = x]
  call void @llvm.dbg.value(metadata !{i18 %x}, i64 0, metadata !203), !dbg !211 ; [debug line = 5:15] [debug variable = x]
  %i_3_load = load i4* @i_3, align 1, !dbg !212   ; [#uses=6 type=i4] [debug line = 24:3]
  %tmp = icmp eq i4 %i_3_load, 0, !dbg !212       ; [#uses=1 type=i1] [debug line = 24:3]
  br i1 %tmp, label %1, label %._crit_edge_ifconv, !dbg !212 ; [debug line = 24:3]

; <label>:1                                       ; preds = %0
  store i18 %x_read, i18* @in_2, align 4, !dbg !214 ; [debug line = 25:5]
  br label %._crit_edge_ifconv, !dbg !216         ; [debug line = 26:3]

._crit_edge_ifconv:                               ; preds = %1, %0
  %inc = add i4 %i_3_load, 1, !dbg !217           ; [#uses=2 type=i4] [debug line = 27:18]
  call void @llvm.dbg.value(metadata !{i4 %inc}, i64 0, metadata !218), !dbg !217 ; [debug line = 27:18] [debug variable = inc]
  %tmp_s = zext i4 %i_3_load to i64, !dbg !221    ; [#uses=1 type=i64] [debug line = 29:9]
  %c_1_addr = getelementptr inbounds [12 x i18]* @c_1, i64 0, i64 %tmp_s, !dbg !221 ; [#uses=1 type=i18*] [debug line = 29:9]
  %c_1_load = load i18* %c_1_addr, align 4, !dbg !221 ; [#uses=1 type=i18] [debug line = 29:9]
  %in_2_load = load i18* @in_2, align 4, !dbg !221 ; [#uses=1 type=i18] [debug line = 29:9]
  %init_3_load = load i1* @init_3, align 1, !dbg !221 ; [#uses=2 type=i1] [debug line = 29:9]
  %ch_2_load = load i1* @ch_2, align 1, !dbg !221 ; [#uses=4 type=i1] [debug line = 29:9]
  %tmp_14 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %inc, i1 %ch_2_load) ; [#uses=1 type=i5]
  %tmp_15 = zext i5 %tmp_14 to i64, !dbg !221     ; [#uses=1 type=i64] [debug line = 29:9]
  %shift_reg_p_1_addr = getelementptr [26 x i38]* @shift_reg_p_1, i64 0, i64 %tmp_15, !dbg !221 ; [#uses=1 type=i38*] [debug line = 29:9]
  %shift_reg_p_1_load = load i38* %shift_reg_p_1_addr, align 8, !dbg !221 ; [#uses=1 type=i38] [debug line = 29:9]
  %sel_tmp1 = icmp eq i4 %i_3_load, -5, !dbg !221 ; [#uses=3 type=i1] [debug line = 29:9]
  %sel_tmp2 = icmp eq i4 %i_3_load, 5, !dbg !221  ; [#uses=1 type=i1] [debug line = 29:9]
  %sel_tmp3 = xor i1 %init_3_load, true, !dbg !221 ; [#uses=1 type=i1] [debug line = 29:9]
  %sel_tmp4 = or i1 %sel_tmp1, %sel_tmp2          ; [#uses=1 type=i1]
  %sel_tmp5 = and i1 %sel_tmp4, %sel_tmp3         ; [#uses=1 type=i1]
  %tmp_20 = or i1 %sel_tmp5, %init_3_load, !dbg !221 ; [#uses=1 type=i1] [debug line = 29:9]
  %s_assign = select i1 %tmp_20, i38 0, i38 %shift_reg_p_1_load, !dbg !221 ; [#uses=1 type=i38] [debug line = 29:9]
  call void @llvm.dbg.value(metadata !{i18 %c_1_load}, i64 0, metadata !222), !dbg !230 ; [debug line = 32:15@29:9] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %in_2_load}, i64 0, metadata !231), !dbg !232 ; [debug line = 33:15@29:9] [debug variable = d]
  call void @llvm.dbg.value(metadata !{i38 %s_assign}, i64 0, metadata !233), !dbg !234 ; [debug line = 34:14@29:9] [debug variable = s]
  %tmp_i = sext i18 %c_1_load to i36, !dbg !235   ; [#uses=1 type=i36] [debug line = 36:40@29:9]
  %tmp_i_13 = sext i18 %in_2_load to i36, !dbg !235 ; [#uses=1 type=i36] [debug line = 36:40@29:9]
  %m = mul nsw i36 %tmp_i, %tmp_i_13, !dbg !235   ; [#uses=1 type=i36] [debug line = 36:40@29:9]
  call void @llvm.dbg.value(metadata !{i36 %m}, i64 0, metadata !237), !dbg !235 ; [debug line = 36:40@29:9] [debug variable = m]
  %tmp_25_i = sext i36 %m to i38, !dbg !238       ; [#uses=1 type=i38] [debug line = 37:27@29:9]
  %sum = add nsw i38 %tmp_25_i, %s_assign, !dbg !238 ; [#uses=2 type=i38] [debug line = 37:27@29:9]
  call void @llvm.dbg.value(metadata !{i38 %sum}, i64 0, metadata !239), !dbg !238 ; [debug line = 37:27@29:9] [debug variable = sum]
  call void @llvm.dbg.value(metadata !{i38 %sum}, i64 0, metadata !240), !dbg !221 ; [debug line = 29:9] [debug variable = acc]
  %tmp_16 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_3_load, i1 %ch_2_load) ; [#uses=1 type=i5]
  %tmp_17 = zext i5 %tmp_16 to i64, !dbg !243     ; [#uses=1 type=i64] [debug line = 31:3]
  %shift_reg_p_1_addr_1 = getelementptr [26 x i38]* @shift_reg_p_1, i64 0, i64 %tmp_17, !dbg !243 ; [#uses=1 type=i38*] [debug line = 31:3]
  store i38 %sum, i38* %shift_reg_p_1_addr_1, align 8, !dbg !243 ; [debug line = 31:3]
  br i1 %sel_tmp1, label %2, label %._crit_edge8_ifconv, !dbg !244 ; [debug line = 32:3]

; <label>:2                                       ; preds = %._crit_edge_ifconv
  %cnt_load = load i2* @cnt, align 1, !dbg !245   ; [#uses=2 type=i2] [debug line = 33:5]
  %tmp_21 = icmp eq i2 %cnt_load, -1, !dbg !245   ; [#uses=1 type=i1] [debug line = 33:5]
  br i1 %tmp_21, label %3, label %._crit_edge9, !dbg !245 ; [debug line = 33:5]

; <label>:3                                       ; preds = %2
  br i1 %ch_2_load, label %4, label %._crit_edge10, !dbg !247 ; [debug line = 34:7]

; <label>:4                                       ; preds = %3
  store i1 false, i1* @init_3, align 1, !dbg !249 ; [debug line = 34:15]
  br label %._crit_edge10, !dbg !249              ; [debug line = 34:15]

._crit_edge10:                                    ; preds = %4, %3
  %tmp_22 = xor i1 %ch_2_load, true, !dbg !250    ; [#uses=1 type=i1] [debug line = 35:7]
  store i1 %tmp_22, i1* @ch_2, align 1, !dbg !250 ; [debug line = 35:7]
  br label %._crit_edge9, !dbg !251               ; [debug line = 36:5]

._crit_edge9:                                     ; preds = %._crit_edge10, %2
  %tmp_23 = add i2 %cnt_load, 1, !dbg !252        ; [#uses=1 type=i2] [debug line = 37:5]
  store i2 %tmp_23, i2* @cnt, align 1, !dbg !252  ; [debug line = 37:5]
  br label %._crit_edge8_ifconv, !dbg !253        ; [debug line = 38:3]

._crit_edge8_ifconv:                              ; preds = %._crit_edge9, %._crit_edge_ifconv
  %y_write_assign = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %sum, i32 17, i32 34), !dbg !254 ; [#uses=1 type=i18] [debug line = 42:5]
  %inc_3 = select i1 %sel_tmp1, i4 0, i4 %inc, !dbg !256 ; [#uses=1 type=i4] [debug line = 45:3]
  call void @llvm.dbg.value(metadata !{i4 %inc_3}, i64 0, metadata !218), !dbg !256 ; [debug line = 45:3] [debug variable = inc]
  store i4 %inc_3, i4* @i_3, align 1, !dbg !256   ; [debug line = 45:3]
  call void @llvm.dbg.value(metadata !{i18 %y_write_assign}, i64 0, metadata !257), !dbg !258 ; [debug line = 4:16] [debug variable = y]
  ret i18 %y_write_assign, !dbg !259              ; [debug line = 46:1]
}

; [#uses=0]
define void @duc(i18 signext %din_i, i16 zeroext %freq, i18* %dout_i, i18* %dout_q) nounwind uwtable {
  call void (...)* @_ssdm_op_SpecBitsMap(i18 %din_i) nounwind, !map !260
  call void (...)* @_ssdm_op_SpecBitsMap(i16 %freq) nounwind, !map !266
  call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_i) nounwind, !map !270
  call void (...)* @_ssdm_op_SpecBitsMap(i18* %dout_q) nounwind, !map !276
  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @duc_str) nounwind
  %freq_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %freq) nounwind ; [#uses=1 type=i16]
  call void @llvm.dbg.value(metadata !{i16 %freq_read}, i64 0, metadata !280), !dbg !291 ; [debug line = 5:9] [debug variable = freq]
  %din_i_read = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %din_i) nounwind ; [#uses=1 type=i18]
  call void @llvm.dbg.value(metadata !{i18 %din_i_read}, i64 0, metadata !292), !dbg !293 ; [debug line = 4:15] [debug variable = din_i]
  call void @llvm.dbg.value(metadata !{i18 %din_i_read}, i64 0, metadata !294), !dbg !304 ; [debug line = 5:15@29:3] [debug variable = x]
  call void @llvm.dbg.value(metadata !{i18 %din_i}, i64 0, metadata !292), !dbg !293 ; [debug line = 4:15] [debug variable = din_i]
  call void @llvm.dbg.value(metadata !{i16 %freq}, i64 0, metadata !280), !dbg !291 ; [debug line = 5:9] [debug variable = freq]
  call void @llvm.dbg.value(metadata !{i18* %dout_i}, i64 0, metadata !305), !dbg !306 ; [debug line = 6:15] [debug variable = dout_i]
  call void @llvm.dbg.value(metadata !{i18* %dout_q}, i64 0, metadata !307), !dbg !308 ; [debug line = 7:15] [debug variable = dout_q]
  call void @llvm.dbg.value(metadata !{i18 %din_i}, i64 0, metadata !294), !dbg !304 ; [debug line = 5:15@29:3] [debug variable = x]
  %i_load = load i6* @i, align 1, !dbg !309       ; [#uses=6 type=i6] [debug line = 20:3@29:3]
  %tmp_i = icmp eq i6 %i_load, 0, !dbg !309       ; [#uses=1 type=i1] [debug line = 20:3@29:3]
  br i1 %tmp_i, label %1, label %._crit_edge_ifconv.i, !dbg !309 ; [debug line = 20:3@29:3]

; <label>:1                                       ; preds = %0
  store i18 %din_i_read, i18* @in, align 4, !dbg !311 ; [debug line = 20:13@29:3]
  br label %._crit_edge_ifconv.i, !dbg !311       ; [debug line = 20:13@29:3]

._crit_edge_ifconv.i:                             ; preds = %1, %0
  %inc = add i6 %i_load, 1, !dbg !312             ; [#uses=2 type=i6] [debug line = 21:18@29:3]
  call void @llvm.dbg.value(metadata !{i6 %inc}, i64 0, metadata !313), !dbg !312 ; [debug line = 21:18@29:3] [debug variable = inc]
  %tmp_2_i = zext i6 %i_load to i64, !dbg !315    ; [#uses=1 type=i64] [debug line = 23:9@29:3]
  %c_addr = getelementptr inbounds [48 x i18]* @c, i64 0, i64 %tmp_2_i, !dbg !315 ; [#uses=1 type=i18*] [debug line = 23:9@29:3]
  %c_load = load i18* %c_addr, align 4, !dbg !315 ; [#uses=1 type=i18] [debug line = 23:9@29:3]
  %in_load = load i18* @in, align 4, !dbg !315    ; [#uses=1 type=i18] [debug line = 23:9@29:3]
  %init_load = load i1* @init, align 1, !dbg !315 ; [#uses=2 type=i1] [debug line = 23:9@29:3]
  %ch_load = load i1* @ch, align 1, !dbg !315     ; [#uses=4 type=i1] [debug line = 23:9@29:3]
  %tmp_18 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %inc, i1 %ch_load) ; [#uses=1 type=i7]
  %tmp_19 = zext i7 %tmp_18 to i64, !dbg !315     ; [#uses=1 type=i64] [debug line = 23:9@29:3]
  %shift_reg_p_addr = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %tmp_19, !dbg !315 ; [#uses=1 type=i38*] [debug line = 23:9@29:3]
  %shift_reg_p_load = load i38* %shift_reg_p_addr, align 8, !dbg !315 ; [#uses=1 type=i38] [debug line = 23:9@29:3]
  %sel_tmp1_i = icmp eq i6 %i_load, -17, !dbg !315 ; [#uses=3 type=i1] [debug line = 23:9@29:3]
  %sel_tmp2_i = icmp eq i6 %i_load, 23, !dbg !315 ; [#uses=1 type=i1] [debug line = 23:9@29:3]
  %sel_tmp3_i = xor i1 %init_load, true, !dbg !315 ; [#uses=1 type=i1] [debug line = 23:9@29:3]
  %sel_tmp4_i = or i1 %sel_tmp1_i, %sel_tmp2_i    ; [#uses=1 type=i1]
  %sel_tmp5_i = and i1 %sel_tmp4_i, %sel_tmp3_i   ; [#uses=1 type=i1]
  %tmp = or i1 %sel_tmp5_i, %init_load, !dbg !315 ; [#uses=1 type=i1] [debug line = 23:9@29:3]
  %tmp_5_i = select i1 %tmp, i38 0, i38 %shift_reg_p_load, !dbg !315 ; [#uses=1 type=i38] [debug line = 23:9@29:3]
  call void @llvm.dbg.value(metadata !{i18 %c_load}, i64 0, metadata !316), !dbg !323 ; [debug line = 12:9@23:9@29:3] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %in_load}, i64 0, metadata !324), !dbg !325 ; [debug line = 13:9@23:9@29:3] [debug variable = d]
  %tmp_i_i = sext i18 %c_load to i36, !dbg !326   ; [#uses=1 type=i36] [debug line = 16:40@23:9@29:3]
  %tmp_i_i_14 = sext i18 %in_load to i36, !dbg !326 ; [#uses=1 type=i36] [debug line = 16:40@23:9@29:3]
  %m = mul nsw i36 %tmp_i_i, %tmp_i_i_14, !dbg !326 ; [#uses=1 type=i36] [debug line = 16:40@23:9@29:3]
  call void @llvm.dbg.value(metadata !{i36 %m}, i64 0, metadata !328), !dbg !326 ; [debug line = 16:40@23:9@29:3] [debug variable = m]
  %tmp_21_i_i = sext i36 %m to i38, !dbg !329     ; [#uses=1 type=i38] [debug line = 17:22@23:9@29:3]
  %acc_1 = add i38 %tmp_21_i_i, %tmp_5_i, !dbg !330 ; [#uses=2 type=i38] [debug line = 18:5@23:9@29:3]
  call void @llvm.dbg.value(metadata !{i38 %acc_1}, i64 0, metadata !331), !dbg !315 ; [debug line = 23:9@29:3] [debug variable = acc]
  %tmp_20 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %i_load, i1 %ch_load) ; [#uses=1 type=i7]
  %tmp_21 = zext i7 %tmp_20 to i64, !dbg !334     ; [#uses=1 type=i64] [debug line = 25:3@29:3]
  %shift_reg_p_addr_1 = getelementptr [96 x i38]* @shift_reg_p, i64 0, i64 %tmp_21, !dbg !334 ; [#uses=1 type=i38*] [debug line = 25:3@29:3]
  store i38 %acc_1, i38* %shift_reg_p_addr_1, align 8, !dbg !334 ; [debug line = 25:3@29:3]
  br i1 %sel_tmp1_i, label %2, label %srrc.exit, !dbg !335 ; [debug line = 26:3@29:3]

; <label>:2                                       ; preds = %._crit_edge_ifconv.i
  br i1 %ch_load, label %3, label %._crit_edge9.i, !dbg !336 ; [debug line = 27:5@29:3]

; <label>:3                                       ; preds = %2
  store i1 false, i1* @init, align 1, !dbg !338   ; [debug line = 27:13@29:3]
  br label %._crit_edge9.i, !dbg !338             ; [debug line = 27:13@29:3]

._crit_edge9.i:                                   ; preds = %3, %2
  %tmp_i_15 = xor i1 %ch_load, true, !dbg !339    ; [#uses=1 type=i1] [debug line = 28:5@29:3]
  store i1 %tmp_i_15, i1* @ch, align 1, !dbg !339 ; [debug line = 28:5@29:3]
  br label %srrc.exit, !dbg !340                  ; [debug line = 29:3@29:3]

srrc.exit:                                        ; preds = %._crit_edge9.i, %._crit_edge_ifconv.i
  %srrc_o = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %acc_1, i32 17, i32 34), !dbg !341 ; [#uses=1 type=i18] [debug line = 33:5@29:3]
  %inc_4 = select i1 %sel_tmp1_i, i6 0, i6 %inc, !dbg !343 ; [#uses=1 type=i6] [debug line = 35:3@29:3]
  call void @llvm.dbg.value(metadata !{i6 %inc_4}, i64 0, metadata !313), !dbg !343 ; [debug line = 35:3@29:3] [debug variable = inc]
  store i6 %inc_4, i6* @i, align 1, !dbg !343     ; [debug line = 35:3@29:3]
  call void @llvm.dbg.value(metadata !{i18 %srrc_o}, i64 0, metadata !344), !dbg !345 ; [debug line = 4:16@29:3] [debug variable = y]
  call void @llvm.dbg.value(metadata !{i18 %srrc_o}, i64 0, metadata !346), !dbg !302 ; [debug line = 29:3] [debug variable = srrc_o]
  call void @llvm.dbg.value(metadata !{i18 %srrc_o}, i64 0, metadata !347), !dbg !356 ; [debug line = 5:15@31:3] [debug variable = x]
  %i_4_load = load i5* @i_4, align 1, !dbg !357   ; [#uses=6 type=i5] [debug line = 24:3@31:3]
  %tmp_i1 = icmp eq i5 %i_4_load, 0, !dbg !357    ; [#uses=1 type=i1] [debug line = 24:3@31:3]
  br i1 %tmp_i1, label %4, label %._crit_edge_ifconv.i15, !dbg !357 ; [debug line = 24:3@31:3]

; <label>:4                                       ; preds = %srrc.exit
  store i18 %srrc_o, i18* @in_3, align 4, !dbg !359 ; [debug line = 25:5@31:3]
  br label %._crit_edge_ifconv.i15, !dbg !361     ; [debug line = 26:3@31:3]

._crit_edge_ifconv.i15:                           ; preds = %4, %srrc.exit
  %inc_5 = add i5 %i_4_load, 1, !dbg !362         ; [#uses=2 type=i5] [debug line = 27:18@31:3]
  call void @llvm.dbg.value(metadata !{i5 %inc_5}, i64 0, metadata !363), !dbg !362 ; [debug line = 27:18@31:3] [debug variable = inc]
  %tmp_i3 = zext i5 %i_4_load to i64, !dbg !365   ; [#uses=1 type=i64] [debug line = 30:9@31:3]
  %c_2_addr = getelementptr inbounds [24 x i18]* @c_2, i64 0, i64 %tmp_i3, !dbg !365 ; [#uses=1 type=i18*] [debug line = 30:9@31:3]
  %c_2_load = load i18* %c_2_addr, align 4, !dbg !365 ; [#uses=1 type=i18] [debug line = 30:9@31:3]
  %in_3_load = load i18* @in_3, align 4, !dbg !365 ; [#uses=1 type=i18] [debug line = 30:9@31:3]
  %init_4_load = load i1* @init_4, align 1, !dbg !365 ; [#uses=2 type=i1] [debug line = 30:9@31:3]
  %ch_3_load = load i1* @ch_3, align 1, !dbg !365 ; [#uses=4 type=i1] [debug line = 30:9@31:3]
  %tmp_23 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %inc_5, i1 %ch_3_load) ; [#uses=1 type=i6]
  %tmp_s = zext i6 %tmp_23 to i64, !dbg !365      ; [#uses=1 type=i64] [debug line = 30:9@31:3]
  %shift_reg_p_2_addr = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %tmp_s, !dbg !365 ; [#uses=1 type=i38*] [debug line = 30:9@31:3]
  %shift_reg_p_2_load = load i38* %shift_reg_p_2_addr, align 8, !dbg !365 ; [#uses=1 type=i38] [debug line = 30:9@31:3]
  %sel_tmp1_i7 = icmp eq i5 %i_4_load, -9, !dbg !365 ; [#uses=3 type=i1] [debug line = 30:9@31:3]
  %sel_tmp2_i8 = icmp eq i5 %i_4_load, 11, !dbg !365 ; [#uses=1 type=i1] [debug line = 30:9@31:3]
  %sel_tmp3_i9 = xor i1 %init_4_load, true, !dbg !365 ; [#uses=1 type=i1] [debug line = 30:9@31:3]
  %sel_tmp4_i1 = or i1 %sel_tmp1_i7, %sel_tmp2_i8 ; [#uses=1 type=i1]
  %sel_tmp5_i1 = and i1 %sel_tmp4_i1, %sel_tmp3_i9 ; [#uses=1 type=i1]
  %tmp_22 = or i1 %sel_tmp5_i1, %init_4_load, !dbg !365 ; [#uses=1 type=i1] [debug line = 30:9@31:3]
  %s_assign = select i1 %tmp_22, i38 0, i38 %shift_reg_p_2_load, !dbg !365 ; [#uses=1 type=i38] [debug line = 30:9@31:3]
  call void @llvm.dbg.value(metadata !{i18 %c_2_load}, i64 0, metadata !366), !dbg !373 ; [debug line = 22:15@30:9@31:3] [debug variable = c]
  call void @llvm.dbg.value(metadata !{i18 %in_3_load}, i64 0, metadata !374), !dbg !375 ; [debug line = 23:15@30:9@31:3] [debug variable = d]
  call void @llvm.dbg.value(metadata !{i38 %s_assign}, i64 0, metadata !376), !dbg !377 ; [debug line = 24:14@30:9@31:3] [debug variable = s]
  %tmp_i_i1 = sext i18 %c_2_load to i36, !dbg !378 ; [#uses=1 type=i36] [debug line = 26:40@30:9@31:3]
  %tmp_i_i1_16 = sext i18 %in_3_load to i36, !dbg !378 ; [#uses=1 type=i36] [debug line = 26:40@30:9@31:3]
  %m_2 = mul nsw i36 %tmp_i_i1, %tmp_i_i1_16, !dbg !378 ; [#uses=1 type=i36] [debug line = 26:40@30:9@31:3]
  call void @llvm.dbg.value(metadata !{i36 %m_2}, i64 0, metadata !380), !dbg !378 ; [debug line = 26:40@30:9@31:3] [debug variable = m]
  %tmp_24_i_i = sext i36 %m_2 to i38, !dbg !381   ; [#uses=1 type=i38] [debug line = 27:27@30:9@31:3]
  %sum = add nsw i38 %tmp_24_i_i, %s_assign, !dbg !381 ; [#uses=2 type=i38] [debug line = 27:27@30:9@31:3]
  call void @llvm.dbg.value(metadata !{i38 %sum}, i64 0, metadata !382), !dbg !381 ; [debug line = 27:27@30:9@31:3] [debug variable = sum]
  call void @llvm.dbg.value(metadata !{i38 %sum}, i64 0, metadata !383), !dbg !365 ; [debug line = 30:9@31:3] [debug variable = acc]
  %tmp_24 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_4_load, i1 %ch_3_load) ; [#uses=1 type=i6]
  %tmp_25 = zext i6 %tmp_24 to i64, !dbg !386     ; [#uses=1 type=i64] [debug line = 32:3@31:3]
  %shift_reg_p_2_addr_1 = getelementptr [50 x i38]* @shift_reg_p_2, i64 0, i64 %tmp_25, !dbg !386 ; [#uses=1 type=i38*] [debug line = 32:3@31:3]
  store i38 %sum, i38* %shift_reg_p_2_addr_1, align 8, !dbg !386 ; [debug line = 32:3@31:3]
  br i1 %sel_tmp1_i7, label %5, label %imf1.exit, !dbg !387 ; [debug line = 33:3@31:3]

; <label>:5                                       ; preds = %._crit_edge_ifconv.i15
  br i1 %ch_3_load, label %6, label %._crit_edge9.i16, !dbg !388 ; [debug line = 34:5@31:3]

; <label>:6                                       ; preds = %5
  store i1 false, i1* @init_4, align 1, !dbg !390 ; [debug line = 34:13@31:3]
  br label %._crit_edge9.i16, !dbg !390           ; [debug line = 34:13@31:3]

._crit_edge9.i16:                                 ; preds = %6, %5
  %cnt_1_load = load i1* @cnt_1, align 1, !dbg !391 ; [#uses=2 type=i1] [debug line = 35:5@31:3]
  %tmp_41_i = xor i1 %ch_3_load, %cnt_1_load, !dbg !391 ; [#uses=1 type=i1] [debug line = 35:5@31:3]
  store i1 %tmp_41_i, i1* @ch_3, align 1, !dbg !391 ; [debug line = 35:5@31:3]
  %tmp_42_i = xor i1 %cnt_1_load, true, !dbg !392 ; [#uses=1 type=i1] [debug line = 36:5@31:3]
  store i1 %tmp_42_i, i1* @cnt_1, align 1, !dbg !392 ; [debug line = 36:5@31:3]
  br label %imf1.exit, !dbg !393                  ; [debug line = 37:3@31:3]

imf1.exit:                                        ; preds = %._crit_edge9.i16, %._crit_edge_ifconv.i15
  %imf1_o = call i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38 %sum, i32 17, i32 34), !dbg !394 ; [#uses=1 type=i18] [debug line = 41:5@31:3]
  %inc_6 = select i1 %sel_tmp1_i7, i5 0, i5 %inc_5, !dbg !396 ; [#uses=1 type=i5] [debug line = 44:3@31:3]
  call void @llvm.dbg.value(metadata !{i5 %inc_6}, i64 0, metadata !363), !dbg !396 ; [debug line = 44:3@31:3] [debug variable = inc]
  store i5 %inc_6, i5* @i_4, align 1, !dbg !396   ; [debug line = 44:3@31:3]
  call void @llvm.dbg.value(metadata !{i18 %imf1_o}, i64 0, metadata !397), !dbg !398 ; [debug line = 4:16@31:3] [debug variable = y]
  call void @llvm.dbg.value(metadata !{i18 %imf1_o}, i64 0, metadata !399), !dbg !355 ; [debug line = 31:3] [debug variable = imf1_o]
  %imf2_o = call fastcc i18 @duc_imf2(i18 %imf1_o) nounwind, !dbg !401 ; [#uses=1 type=i18] [debug line = 33:3]
  call void @llvm.dbg.value(metadata !{i18 %imf2_o}, i64 0, metadata !402), !dbg !401 ; [debug line = 33:3] [debug variable = imf2_o]
  %imf3_o = call fastcc i18 @duc_imf3(i18 %imf2_o) nounwind, !dbg !404 ; [#uses=1 type=i18] [debug line = 35:3]
  call void @llvm.dbg.value(metadata !{i18 %imf3_o}, i64 0, metadata !405), !dbg !404 ; [debug line = 35:3] [debug variable = imf3_o]
  call fastcc void @duc_mixer(i16 zeroext %freq_read, i18 signext %imf3_o, i18* %dout_i, i18* %dout_q), !dbg !407 ; [debug line = 37:3]
  ret void, !dbg !408                             ; [debug line = 39:1]
}

; [#uses=92]
declare void @llvm.dbg.value(metadata, i64, metadata) nounwind readnone

; [#uses=1]
define weak void @_ssdm_op_SpecTopModule(...) {
entry:
  ret void
}

; [#uses=4]
define weak void @_ssdm_op_SpecBitsMap(...) {
entry:
  ret void
}

; [#uses=2]
define weak i18 @_ssdm_op_PartSelect.i18.i32.i32.i32(i32, i32, i32) nounwind readnone {
entry:
  %empty = call i32 @llvm.part.select.i32(i32 %0, i32 %1, i32 %2) ; [#uses=1 type=i32]
  %empty_17 = trunc i32 %empty to i18             ; [#uses=1 type=i18]
  ret i18 %empty_17
}

; [#uses=1]
define weak i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16, i32, i32) nounwind readnone {
entry:
  %empty = call i16 @llvm.part.select.i16(i16 %0, i32 %1, i32 %2) ; [#uses=1 type=i16]
  %empty_18 = trunc i16 %empty to i5              ; [#uses=1 type=i5]
  ret i5 %empty_18
}

; [#uses=1]
define weak i35 @_ssdm_op_BitConcatenate.i35.i18.i17(i18, i17) nounwind readnone {
entry:
  %empty = zext i18 %0 to i35                     ; [#uses=1 type=i35]
  %empty_19 = zext i17 %1 to i35                  ; [#uses=1 type=i35]
  %empty_20 = shl i35 %empty, 17                  ; [#uses=1 type=i35]
  %empty_21 = or i35 %empty_20, %empty_19         ; [#uses=1 type=i35]
  ret i35 %empty_21
}

; [#uses=5]
define weak i18 @_ssdm_op_PartSelect.i18.i38.i32.i32(i38, i32, i32) nounwind readnone {
entry:
  %empty = call i38 @llvm.part.select.i38(i38 %0, i32 %1, i32 %2) ; [#uses=1 type=i38]
  %empty_22 = trunc i38 %empty to i18             ; [#uses=1 type=i18]
  ret i18 %empty_22
}

; [#uses=4]
define weak i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6, i1) nounwind readnone {
entry:
  %empty = zext i6 %0 to i7                       ; [#uses=1 type=i7]
  %empty_23 = zext i1 %1 to i7                    ; [#uses=1 type=i7]
  %empty_24 = shl i7 %empty, 1                    ; [#uses=1 type=i7]
  %empty_25 = or i7 %empty_24, %empty_23          ; [#uses=1 type=i7]
  ret i7 %empty_25
}

; [#uses=2]
define weak i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4, i1) nounwind readnone {
entry:
  %empty = zext i4 %0 to i5                       ; [#uses=1 type=i5]
  %empty_26 = zext i1 %1 to i5                    ; [#uses=1 type=i5]
  %empty_27 = shl i5 %empty, 1                    ; [#uses=1 type=i5]
  %empty_28 = or i5 %empty_27, %empty_26          ; [#uses=1 type=i5]
  ret i5 %empty_28
}

; [#uses=2]
define weak i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5, i1) nounwind readnone {
entry:
  %empty = zext i5 %0 to i6                       ; [#uses=1 type=i6]
  %empty_29 = zext i1 %1 to i6                    ; [#uses=1 type=i6]
  %empty_30 = shl i6 %empty, 1                    ; [#uses=1 type=i6]
  %empty_31 = or i6 %empty_30, %empty_29          ; [#uses=1 type=i6]
  ret i6 %empty_31
}

; [#uses=4]
define weak i18 @_ssdm_op_Read.ap_auto.i18(i18) {
entry:
  ret i18 %0
}

; [#uses=2]
define weak i16 @_ssdm_op_Read.ap_auto.i16(i16) {
entry:
  ret i16 %0
}

; [#uses=2]
define weak void @_ssdm_op_Write.ap_auto.i18P(i18*, i18) {
entry:
  store i18 %1, i18* %0
  ret void
}

; [#uses=1]
define weak i2 @_ssdm_op_PartSelect.i2.i3.i32.i32(i3, i32, i32) nounwind readnone {
entry:
  %empty = call i3 @llvm.part.select.i3(i3 %0, i32 %1, i32 %2) ; [#uses=1 type=i3]
  %empty_32 = trunc i3 %empty to i2               ; [#uses=1 type=i2]
  ret i2 %empty_32
}

; [#uses=1]
define weak i1 @_ssdm_op_BitSelect.i1.i6.i32(i6, i32) nounwind readnone {
entry:
  %empty = trunc i32 %1 to i6                     ; [#uses=1 type=i6]
  %empty_33 = shl i6 1, %empty                    ; [#uses=1 type=i6]
  %empty_34 = and i6 %0, %empty_33                ; [#uses=1 type=i6]
  %empty_35 = icmp ne i6 %empty_34, 0             ; [#uses=1 type=i1]
  ret i1 %empty_35
}

; [#uses=1]
declare i32 @llvm.part.select.i32(i32, i32, i32) nounwind readnone

; [#uses=1]
declare i16 @llvm.part.select.i16(i16, i32, i32) nounwind readnone

; [#uses=1]
declare i38 @llvm.part.select.i38(i38, i32, i32) nounwind readnone

; [#uses=1]
declare i3 @llvm.part.select.i3(i3, i32, i32) nounwind readnone

!hls.encrypted.func = !{}
!llvm.map.gv = !{}

!0 = metadata !{i32 786689, metadata !1, metadata !"Din", metadata !2, i32 33554455, metadata !8, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!1 = metadata !{i32 786478, i32 0, metadata !2, metadata !"mixer", metadata !"mixer", metadata !"", metadata !2, i32 21, metadata !3, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i16, i18, i18*, i18*)* @duc_mixer, null, null, metadata !12, i32 26} ; [ DW_TAG_subprogram ]
!2 = metadata !{i32 786473, metadata !"mixer.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!3 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !4, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!4 = metadata !{null, metadata !5, metadata !8, metadata !11, metadata !11}
!5 = metadata !{i32 786454, null, metadata !"acc_t", metadata !2, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !6} ; [ DW_TAG_typedef ]
!6 = metadata !{i32 786454, null, metadata !"uint16", metadata !2, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !7} ; [ DW_TAG_typedef ]
!7 = metadata !{i32 786468, null, metadata !"uint16", null, i32 0, i64 16, i64 16, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!8 = metadata !{i32 786454, null, metadata !"mix_data_t", metadata !2, i32 66, i64 0, i64 0, i64 0, i32 0, metadata !9} ; [ DW_TAG_typedef ]
!9 = metadata !{i32 786454, null, metadata !"int18", metadata !2, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !10} ; [ DW_TAG_typedef ]
!10 = metadata !{i32 786468, null, metadata !"int18", null, i32 0, i64 18, i64 32, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!11 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !8} ; [ DW_TAG_pointer_type ]
!12 = metadata !{metadata !13}
!13 = metadata !{i32 786468}                      ; [ DW_TAG_base_type ]
!14 = metadata !{i32 23, i32 14, metadata !1, null}
!15 = metadata !{i32 786689, metadata !16, metadata !"c", metadata !2, i32 50331652, metadata !9, i32 0, metadata !21} ; [ DW_TAG_arg_variable ]
!16 = metadata !{i32 786478, i32 0, metadata !2, metadata !"mix_SubDSP", metadata !"mix_SubDSP", metadata !"", metadata !2, i32 4, metadata !17, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 5} ; [ DW_TAG_subprogram ]
!17 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !18, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!18 = metadata !{metadata !19, metadata !9, metadata !9, metadata !9}
!19 = metadata !{i32 786454, null, metadata !"int37", metadata !2, i32 39, i64 0, i64 0, i64 0, i32 0, metadata !20} ; [ DW_TAG_typedef ]
!20 = metadata !{i32 786468, null, metadata !"int37", null, i32 0, i64 37, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!21 = metadata !{i32 58, i32 17, metadata !22, null}
!22 = metadata !{i32 786443, metadata !23, i32 48, i32 22, metadata !2, i32 4} ; [ DW_TAG_lexical_block ]
!23 = metadata !{i32 786443, metadata !1, i32 26, i32 5, metadata !2, i32 2} ; [ DW_TAG_lexical_block ]
!24 = metadata !{i32 4, i32 42, metadata !16, metadata !21}
!25 = metadata !{i32 786689, metadata !26, metadata !"c", metadata !27, i32 16777220, metadata !31, i32 0, metadata !34} ; [ DW_TAG_arg_variable ]
!26 = metadata !{i32 786478, i32 0, metadata !27, metadata !"mult", metadata !"mult", metadata !"", metadata !27, i32 3, metadata !28, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 6} ; [ DW_TAG_subprogram ]
!27 = metadata !{i32 786473, metadata !"mac.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!28 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !29, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!29 = metadata !{metadata !30, metadata !31, metadata !32}
!30 = metadata !{i32 786454, null, metadata !"int37", metadata !27, i32 39, i64 0, i64 0, i64 0, i32 0, metadata !20} ; [ DW_TAG_typedef ]
!31 = metadata !{i32 786454, null, metadata !"int18", metadata !27, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !10} ; [ DW_TAG_typedef ]
!32 = metadata !{i32 786454, null, metadata !"int19", metadata !27, i32 21, i64 0, i64 0, i64 0, i32 0, metadata !33} ; [ DW_TAG_typedef ]
!33 = metadata !{i32 786468, null, metadata !"int19", null, i32 0, i64 19, i64 32, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!34 = metadata !{i32 8, i32 13, metadata !35, metadata !21}
!35 = metadata !{i32 786443, metadata !16, i32 5, i32 1, metadata !2, i32 0} ; [ DW_TAG_lexical_block ]
!36 = metadata !{i32 4, i32 9, metadata !26, metadata !34}
!37 = metadata !{i32 786689, metadata !16, metadata !"b", metadata !2, i32 33554436, metadata !9, i32 0, metadata !38} ; [ DW_TAG_arg_variable ]
!38 = metadata !{i32 59, i32 22, metadata !22, null}
!39 = metadata !{i32 4, i32 33, metadata !16, metadata !38}
!40 = metadata !{i32 786689, metadata !41, metadata !"b", metadata !2, i32 33554445, metadata !9, i32 0, metadata !46} ; [ DW_TAG_arg_variable ]
!41 = metadata !{i32 786478, i32 0, metadata !2, metadata !"mix_AddDSP", metadata !"mix_AddDSP", metadata !"", metadata !2, i32 13, metadata !42, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 14} ; [ DW_TAG_subprogram ]
!42 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !43, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!43 = metadata !{metadata !44, metadata !9, metadata !9, metadata !9}
!44 = metadata !{i32 786454, null, metadata !"int36", metadata !2, i32 38, i64 0, i64 0, i64 0, i32 0, metadata !45} ; [ DW_TAG_typedef ]
!45 = metadata !{i32 786468, null, metadata !"int36", null, i32 0, i64 36, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!46 = metadata !{i32 60, i32 22, metadata !22, null}
!47 = metadata !{i32 13, i32 33, metadata !41, metadata !46}
!48 = metadata !{i32 786689, metadata !1, metadata !"freq", metadata !2, i32 16777238, metadata !5, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!49 = metadata !{i32 22, i32 9, metadata !1, null}
!50 = metadata !{i32 786689, metadata !1, metadata !"Dout_I", metadata !2, i32 50331672, metadata !11, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!51 = metadata !{i32 24, i32 15, metadata !1, null}
!52 = metadata !{i32 786689, metadata !1, metadata !"Dout_Q", metadata !2, i32 67108889, metadata !11, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!53 = metadata !{i32 25, i32 15, metadata !1, null}
!54 = metadata !{i32 37, i32 20, metadata !23, null}
!55 = metadata !{i32 786688, metadata !23, metadata !"inc", metadata !2, i32 37, metadata !56, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!56 = metadata !{i32 786454, null, metadata !"uint3", metadata !2, i32 5, i64 0, i64 0, i64 0, i32 0, metadata !57} ; [ DW_TAG_typedef ]
!57 = metadata !{i32 786468, null, metadata !"uint3", null, i32 0, i64 3, i64 4, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!58 = metadata !{i32 38, i32 25, metadata !23, null}
!59 = metadata !{i32 786688, metadata !23, metadata !"valid_in", metadata !2, i32 38, metadata !60, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!60 = metadata !{i32 786454, null, metadata !"uint1", metadata !2, i32 3, i64 0, i64 0, i64 0, i32 0, metadata !61} ; [ DW_TAG_typedef ]
!61 = metadata !{i32 786468, null, metadata !"uint1", null, i32 0, i64 1, i64 1, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!62 = metadata !{i32 39, i32 35, metadata !23, null}
!63 = metadata !{i32 786688, metadata !23, metadata !"freq_dds", metadata !2, i32 39, metadata !5, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!64 = metadata !{i32 45, i32 3, metadata !23, null}
!65 = metadata !{i32 46, i32 5, metadata !66, null}
!66 = metadata !{i32 786443, metadata !23, i32 45, i32 23, metadata !2, i32 3} ; [ DW_TAG_lexical_block ]
!67 = metadata !{i32 47, i32 3, metadata !66, null}
!68 = metadata !{i32 48, i32 8, metadata !23, null}
!69 = metadata !{i32 786689, metadata !70, metadata !"freq", metadata !71, i32 16777220, metadata !74, i32 0, metadata !80} ; [ DW_TAG_arg_variable ]
!70 = metadata !{i32 786478, i32 0, metadata !71, metadata !"dds", metadata !"dds", metadata !"", metadata !71, i32 3, metadata !72, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 7} ; [ DW_TAG_subprogram ]
!71 = metadata !{i32 786473, metadata !"dds.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!72 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !73, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!73 = metadata !{null, metadata !74, metadata !76, metadata !76}
!74 = metadata !{i32 786454, null, metadata !"acc_t", metadata !71, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !75} ; [ DW_TAG_typedef ]
!75 = metadata !{i32 786454, null, metadata !"uint16", metadata !71, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !7} ; [ DW_TAG_typedef ]
!76 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !77} ; [ DW_TAG_pointer_type ]
!77 = metadata !{i32 786454, null, metadata !"dds_t", metadata !71, i32 42, i64 0, i64 0, i64 0, i32 0, metadata !78} ; [ DW_TAG_typedef ]
!78 = metadata !{i32 786454, null, metadata !"int16", metadata !71, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !79} ; [ DW_TAG_typedef ]
!79 = metadata !{i32 786468, null, metadata !"int16", null, i32 0, i64 16, i64 16, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!80 = metadata !{i32 49, i32 5, metadata !22, null}
!81 = metadata !{i32 4, i32 11, metadata !70, metadata !80}
!82 = metadata !{i32 14, i32 3, metadata !83, metadata !80}
!83 = metadata !{i32 786443, metadata !70, i32 7, i32 5, metadata !71, i32 0} ; [ DW_TAG_lexical_block ]
!84 = metadata !{i32 24, i32 2, metadata !83, metadata !80}
!85 = metadata !{i32 786688, metadata !83, metadata !"phase1", metadata !71, i32 12, metadata !86, i32 0, metadata !80} ; [ DW_TAG_auto_variable ]
!86 = metadata !{i32 786454, null, metadata !"phi_t", metadata !71, i32 41, i64 0, i64 0, i64 0, i32 0, metadata !87} ; [ DW_TAG_typedef ]
!87 = metadata !{i32 786454, null, metadata !"uint5", metadata !71, i32 7, i64 0, i64 0, i64 0, i32 0, metadata !88} ; [ DW_TAG_typedef ]
!88 = metadata !{i32 786468, null, metadata !"uint5", null, i32 0, i64 5, i64 8, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!89 = metadata !{i32 26, i32 3, metadata !83, metadata !80}
!90 = metadata !{i32 32, i32 3, metadata !83, metadata !80}
!91 = metadata !{i32 786688, metadata !83, metadata !"phase2", metadata !71, i32 12, metadata !86, i32 0, metadata !80} ; [ DW_TAG_auto_variable ]
!92 = metadata !{i32 33, i32 3, metadata !83, metadata !80}
!93 = metadata !{i32 790534, metadata !70, metadata !"sine", null, i32 5, metadata !76, i32 0, metadata !80} ; [ DW_TAG_arg_variable_wo ]
!94 = metadata !{i32 5, i32 12, metadata !70, metadata !80}
!95 = metadata !{i32 790534, metadata !70, metadata !"cosine", null, i32 6, metadata !76, i32 0, metadata !80} ; [ DW_TAG_arg_variable_wo ]
!96 = metadata !{i32 6, i32 12, metadata !70, metadata !80}
!97 = metadata !{i32 786688, metadata !23, metadata !"sine", metadata !2, i32 29, metadata !98, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!98 = metadata !{i32 786454, null, metadata !"dds_t", metadata !2, i32 42, i64 0, i64 0, i64 0, i32 0, metadata !99} ; [ DW_TAG_typedef ]
!99 = metadata !{i32 786454, null, metadata !"int16", metadata !2, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !79} ; [ DW_TAG_typedef ]
!100 = metadata !{i32 786688, metadata !23, metadata !"cosine", metadata !2, i32 29, metadata !98, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!101 = metadata !{i32 50, i32 5, metadata !22, null}
!102 = metadata !{i32 786688, metadata !23, metadata !"Din_re", metadata !2, i32 27, metadata !8, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!103 = metadata !{i32 7, i32 20, metadata !35, metadata !21}
!104 = metadata !{i32 786688, metadata !35, metadata !"tmp", metadata !2, i32 7, metadata !105, i32 0, metadata !21} ; [ DW_TAG_auto_variable ]
!105 = metadata !{i32 786454, null, metadata !"int19", metadata !2, i32 21, i64 0, i64 0, i64 0, i32 0, metadata !33} ; [ DW_TAG_typedef ]
!106 = metadata !{i32 786689, metadata !26, metadata !"d", metadata !27, i32 33554437, metadata !32, i32 0, metadata !34} ; [ DW_TAG_arg_variable ]
!107 = metadata !{i32 5, i32 9, metadata !26, metadata !34}
!108 = metadata !{i32 4, i32 24, metadata !16, metadata !38}
!109 = metadata !{i32 786689, metadata !16, metadata !"a", metadata !2, i32 16777220, metadata !9, i32 0, metadata !38} ; [ DW_TAG_arg_variable ]
!110 = metadata !{i32 7, i32 20, metadata !35, metadata !38}
!111 = metadata !{i32 786688, metadata !35, metadata !"tmp", metadata !2, i32 7, metadata !105, i32 0, metadata !38} ; [ DW_TAG_auto_variable ]
!112 = metadata !{i32 786689, metadata !26, metadata !"d", metadata !27, i32 33554437, metadata !32, i32 0, metadata !113} ; [ DW_TAG_arg_variable ]
!113 = metadata !{i32 8, i32 13, metadata !35, metadata !38}
!114 = metadata !{i32 5, i32 9, metadata !26, metadata !113}
!115 = metadata !{i32 7, i32 40, metadata !116, metadata !113}
!116 = metadata !{i32 786443, metadata !26, i32 6, i32 5, metadata !27, i32 0} ; [ DW_TAG_lexical_block ]
!117 = metadata !{i32 786688, metadata !116, metadata !"m", metadata !27, i32 7, metadata !30, i32 0, metadata !113} ; [ DW_TAG_auto_variable ]
!118 = metadata !{i32 786688, metadata !35, metadata !"m", metadata !2, i32 8, metadata !19, i32 0, metadata !38} ; [ DW_TAG_auto_variable ]
!119 = metadata !{i32 786689, metadata !41, metadata !"a", metadata !2, i32 16777229, metadata !9, i32 0, metadata !46} ; [ DW_TAG_arg_variable ]
!120 = metadata !{i32 13, i32 24, metadata !41, metadata !46}
!121 = metadata !{i32 16, i32 20, metadata !122, metadata !46}
!122 = metadata !{i32 786443, metadata !41, i32 14, i32 1, metadata !2, i32 1} ; [ DW_TAG_lexical_block ]
!123 = metadata !{i32 786688, metadata !122, metadata !"tmp", metadata !2, i32 16, metadata !105, i32 0, metadata !46} ; [ DW_TAG_auto_variable ]
!124 = metadata !{i32 786689, metadata !26, metadata !"d", metadata !27, i32 33554437, metadata !32, i32 0, metadata !125} ; [ DW_TAG_arg_variable ]
!125 = metadata !{i32 17, i32 13, metadata !122, metadata !46}
!126 = metadata !{i32 5, i32 9, metadata !26, metadata !125}
!127 = metadata !{i32 18, i32 3, metadata !122, metadata !46}
!128 = metadata !{i32 62, i32 5, metadata !22, null}
!129 = metadata !{i32 64, i32 7, metadata !130, null}
!130 = metadata !{i32 786443, metadata !22, i32 63, i32 5, metadata !2, i32 5} ; [ DW_TAG_lexical_block ]
!131 = metadata !{i32 65, i32 5, metadata !130, null}
!132 = metadata !{i32 66, i32 3, metadata !22, null}
!133 = metadata !{i32 68, i32 3, metadata !23, null}
!134 = metadata !{i32 68, i32 19, metadata !135, null}
!135 = metadata !{i32 786443, metadata !23, i32 68, i32 17, metadata !2, i32 6} ; [ DW_TAG_lexical_block ]
!136 = metadata !{i32 68, i32 29, metadata !135, null}
!137 = metadata !{i32 69, i32 3, metadata !23, null}
!138 = metadata !{i32 69, i32 17, metadata !23, null}
!139 = metadata !{i32 70, i32 3, metadata !23, null}
!140 = metadata !{i32 71, i32 1, metadata !23, null}
!141 = metadata !{i32 786689, metadata !142, metadata !"x", metadata !143, i32 33554437, metadata !147, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!142 = metadata !{i32 786478, i32 0, metadata !143, metadata !"imf3", metadata !"imf3", metadata !"", metadata !143, i32 3, metadata !144, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 6} ; [ DW_TAG_subprogram ]
!143 = metadata !{i32 786473, metadata !"imf3.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!144 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !145, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!145 = metadata !{null, metadata !146, metadata !147}
!146 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !147} ; [ DW_TAG_pointer_type ]
!147 = metadata !{i32 786454, null, metadata !"imf3_data_t", metadata !143, i32 62, i64 0, i64 0, i64 0, i32 0, metadata !148} ; [ DW_TAG_typedef ]
!148 = metadata !{i32 786454, null, metadata !"int18", metadata !143, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !10} ; [ DW_TAG_typedef ]
!149 = metadata !{i32 5, i32 15, metadata !142, null}
!150 = metadata !{i32 25, i32 3, metadata !151, null}
!151 = metadata !{i32 786443, metadata !142, i32 6, i32 5, metadata !143, i32 0} ; [ DW_TAG_lexical_block ]
!152 = metadata !{i32 32, i32 12, metadata !151, null}
!153 = metadata !{i32 26, i32 5, metadata !154, null}
!154 = metadata !{i32 786443, metadata !151, i32 25, i32 13, metadata !143, i32 1} ; [ DW_TAG_lexical_block ]
!155 = metadata !{i32 27, i32 3, metadata !154, null}
!156 = metadata !{i32 28, i32 18, metadata !151, null}
!157 = metadata !{i32 786688, metadata !151, metadata !"inc", metadata !143, i32 28, metadata !158, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!158 = metadata !{i32 786454, null, metadata !"uint6", metadata !143, i32 8, i64 0, i64 0, i64 0, i32 0, metadata !159} ; [ DW_TAG_typedef ]
!159 = metadata !{i32 786468, null, metadata !"uint6", null, i32 0, i64 6, i64 8, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!160 = metadata !{i32 30, i32 36, metadata !161, null}
!161 = metadata !{i32 786443, metadata !151, i32 30, i32 10, metadata !143, i32 2} ; [ DW_TAG_lexical_block ]
!162 = metadata !{i32 786688, metadata !161, metadata !"__Val2__", metadata !143, i32 30, metadata !158, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!163 = metadata !{i32 30, i32 64, metadata !161, null}
!164 = metadata !{i32 786688, metadata !151, metadata !"ch", metadata !143, i32 22, metadata !165, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!165 = metadata !{i32 786454, null, metadata !"uint1", metadata !143, i32 3, i64 0, i64 0, i64 0, i32 0, metadata !61} ; [ DW_TAG_typedef ]
!166 = metadata !{i32 30, i32 153, metadata !161, null}
!167 = metadata !{i32 786689, metadata !168, metadata !"c", metadata !27, i32 16777258, metadata !31, i32 0, metadata !152} ; [ DW_TAG_arg_variable ]
!168 = metadata !{i32 786478, i32 0, metadata !27, metadata !"mac", metadata !"mac", metadata !"", metadata !27, i32 41, metadata !169, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 45} ; [ DW_TAG_subprogram ]
!169 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !170, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!170 = metadata !{metadata !171, metadata !31, metadata !31, metadata !171}
!171 = metadata !{i32 786454, null, metadata !"int48", metadata !27, i32 50, i64 0, i64 0, i64 0, i32 0, metadata !172} ; [ DW_TAG_typedef ]
!172 = metadata !{i32 786468, null, metadata !"int48", null, i32 0, i64 48, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!173 = metadata !{i32 42, i32 9, metadata !168, metadata !152}
!174 = metadata !{i32 786689, metadata !168, metadata !"d", metadata !27, i32 33554475, metadata !31, i32 0, metadata !152} ; [ DW_TAG_arg_variable ]
!175 = metadata !{i32 43, i32 9, metadata !168, metadata !152}
!176 = metadata !{i32 46, i32 40, metadata !177, metadata !152}
!177 = metadata !{i32 786443, metadata !168, i32 45, i32 5, metadata !27, i32 4} ; [ DW_TAG_lexical_block ]
!178 = metadata !{i32 786688, metadata !177, metadata !"m", metadata !27, i32 46, metadata !179, i32 0, metadata !152} ; [ DW_TAG_auto_variable ]
!179 = metadata !{i32 786454, null, metadata !"int36", metadata !27, i32 38, i64 0, i64 0, i64 0, i32 0, metadata !45} ; [ DW_TAG_typedef ]
!180 = metadata !{i32 786688, metadata !151, metadata !"acc0", metadata !143, i32 16, metadata !181, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!181 = metadata !{i32 786454, null, metadata !"imf3_acc_t", metadata !143, i32 64, i64 0, i64 0, i64 0, i32 0, metadata !182} ; [ DW_TAG_typedef ]
!182 = metadata !{i32 786454, null, metadata !"int38", metadata !143, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !183} ; [ DW_TAG_typedef ]
!183 = metadata !{i32 786468, null, metadata !"int38", null, i32 0, i64 38, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!184 = metadata !{i32 33, i32 12, metadata !151, null}
!185 = metadata !{i32 786689, metadata !168, metadata !"c", metadata !27, i32 16777258, metadata !31, i32 0, metadata !184} ; [ DW_TAG_arg_variable ]
!186 = metadata !{i32 42, i32 9, metadata !168, metadata !184}
!187 = metadata !{i32 786689, metadata !168, metadata !"d", metadata !27, i32 33554475, metadata !31, i32 0, metadata !184} ; [ DW_TAG_arg_variable ]
!188 = metadata !{i32 43, i32 9, metadata !168, metadata !184}
!189 = metadata !{i32 46, i32 40, metadata !177, metadata !184}
!190 = metadata !{i32 786688, metadata !177, metadata !"m", metadata !27, i32 46, metadata !179, i32 0, metadata !184} ; [ DW_TAG_auto_variable ]
!191 = metadata !{i32 786688, metadata !151, metadata !"acc1", metadata !143, i32 17, metadata !181, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!192 = metadata !{i32 35, i32 5, metadata !151, null}
!193 = metadata !{i32 36, i32 5, metadata !151, null}
!194 = metadata !{i32 38, i32 5, metadata !151, null}
!195 = metadata !{i32 39, i32 5, metadata !151, null}
!196 = metadata !{i32 40, i32 7, metadata !151, null}
!197 = metadata !{i32 41, i32 5, metadata !151, null}
!198 = metadata !{i32 42, i32 7, metadata !151, null}
!199 = metadata !{i32 44, i32 5, metadata !151, null}
!200 = metadata !{i32 790534, metadata !142, metadata !"y", null, i32 4, metadata !146, i32 0, i32 0} ; [ DW_TAG_arg_variable_wo ]
!201 = metadata !{i32 4, i32 16, metadata !142, null}
!202 = metadata !{i32 45, i32 1, metadata !151, null}
!203 = metadata !{i32 786689, metadata !204, metadata !"x", metadata !205, i32 33554437, metadata !209, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!204 = metadata !{i32 786478, i32 0, metadata !205, metadata !"imf2", metadata !"imf2", metadata !"", metadata !205, i32 3, metadata !206, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 6} ; [ DW_TAG_subprogram ]
!205 = metadata !{i32 786473, metadata !"imf2.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!206 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !207, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!207 = metadata !{null, metadata !208, metadata !209}
!208 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !209} ; [ DW_TAG_pointer_type ]
!209 = metadata !{i32 786454, null, metadata !"imf2_data_t", metadata !205, i32 57, i64 0, i64 0, i64 0, i32 0, metadata !210} ; [ DW_TAG_typedef ]
!210 = metadata !{i32 786454, null, metadata !"int18", metadata !205, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !10} ; [ DW_TAG_typedef ]
!211 = metadata !{i32 5, i32 15, metadata !204, null}
!212 = metadata !{i32 24, i32 3, metadata !213, null}
!213 = metadata !{i32 786443, metadata !204, i32 6, i32 5, metadata !205, i32 0} ; [ DW_TAG_lexical_block ]
!214 = metadata !{i32 25, i32 5, metadata !215, null}
!215 = metadata !{i32 786443, metadata !213, i32 24, i32 13, metadata !205, i32 1} ; [ DW_TAG_lexical_block ]
!216 = metadata !{i32 26, i32 3, metadata !215, null}
!217 = metadata !{i32 27, i32 18, metadata !213, null}
!218 = metadata !{i32 786688, metadata !213, metadata !"inc", metadata !205, i32 27, metadata !219, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!219 = metadata !{i32 786454, null, metadata !"uint4", metadata !205, i32 6, i64 0, i64 0, i64 0, i32 0, metadata !220} ; [ DW_TAG_typedef ]
!220 = metadata !{i32 786468, null, metadata !"uint4", null, i32 0, i64 4, i64 4, i64 0, i32 0, i32 7} ; [ DW_TAG_base_type ]
!221 = metadata !{i32 29, i32 9, metadata !213, null}
!222 = metadata !{i32 786689, metadata !223, metadata !"c", metadata !27, i32 16777248, metadata !228, i32 0, metadata !221} ; [ DW_TAG_arg_variable ]
!223 = metadata !{i32 786478, i32 0, metadata !27, metadata !"mac2", metadata !"mac2", metadata !"", metadata !27, i32 31, metadata !224, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 35} ; [ DW_TAG_subprogram ]
!224 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !225, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!225 = metadata !{metadata !226, metadata !228, metadata !229, metadata !226}
!226 = metadata !{i32 786454, null, metadata !"imf2_acc_t", metadata !27, i32 59, i64 0, i64 0, i64 0, i32 0, metadata !227} ; [ DW_TAG_typedef ]
!227 = metadata !{i32 786454, null, metadata !"int38", metadata !27, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !183} ; [ DW_TAG_typedef ]
!228 = metadata !{i32 786454, null, metadata !"imf2_coef_t", metadata !27, i32 58, i64 0, i64 0, i64 0, i32 0, metadata !31} ; [ DW_TAG_typedef ]
!229 = metadata !{i32 786454, null, metadata !"imf2_data_t", metadata !27, i32 57, i64 0, i64 0, i64 0, i32 0, metadata !31} ; [ DW_TAG_typedef ]
!230 = metadata !{i32 32, i32 15, metadata !223, metadata !221}
!231 = metadata !{i32 786689, metadata !223, metadata !"d", metadata !27, i32 33554465, metadata !229, i32 0, metadata !221} ; [ DW_TAG_arg_variable ]
!232 = metadata !{i32 33, i32 15, metadata !223, metadata !221}
!233 = metadata !{i32 786689, metadata !223, metadata !"s", metadata !27, i32 50331682, metadata !226, i32 0, metadata !221} ; [ DW_TAG_arg_variable ]
!234 = metadata !{i32 34, i32 14, metadata !223, metadata !221}
!235 = metadata !{i32 36, i32 40, metadata !236, metadata !221}
!236 = metadata !{i32 786443, metadata !223, i32 35, i32 5, metadata !27, i32 3} ; [ DW_TAG_lexical_block ]
!237 = metadata !{i32 786688, metadata !236, metadata !"m", metadata !27, i32 36, metadata !179, i32 0, metadata !221} ; [ DW_TAG_auto_variable ]
!238 = metadata !{i32 37, i32 27, metadata !236, metadata !221}
!239 = metadata !{i32 786688, metadata !236, metadata !"sum", metadata !27, i32 37, metadata !226, i32 0, metadata !221} ; [ DW_TAG_auto_variable ]
!240 = metadata !{i32 786688, metadata !213, metadata !"acc", metadata !205, i32 15, metadata !241, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!241 = metadata !{i32 786454, null, metadata !"imf2_acc_t", metadata !205, i32 59, i64 0, i64 0, i64 0, i32 0, metadata !242} ; [ DW_TAG_typedef ]
!242 = metadata !{i32 786454, null, metadata !"int38", metadata !205, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !183} ; [ DW_TAG_typedef ]
!243 = metadata !{i32 31, i32 3, metadata !213, null}
!244 = metadata !{i32 32, i32 3, metadata !213, null}
!245 = metadata !{i32 33, i32 5, metadata !246, null}
!246 = metadata !{i32 786443, metadata !213, i32 32, i32 14, metadata !205, i32 2} ; [ DW_TAG_lexical_block ]
!247 = metadata !{i32 34, i32 7, metadata !248, null}
!248 = metadata !{i32 786443, metadata !246, i32 33, i32 19, metadata !205, i32 3} ; [ DW_TAG_lexical_block ]
!249 = metadata !{i32 34, i32 15, metadata !248, null}
!250 = metadata !{i32 35, i32 7, metadata !248, null}
!251 = metadata !{i32 36, i32 5, metadata !248, null}
!252 = metadata !{i32 37, i32 5, metadata !246, null}
!253 = metadata !{i32 38, i32 3, metadata !246, null}
!254 = metadata !{i32 42, i32 5, metadata !255, null}
!255 = metadata !{i32 786443, metadata !213, i32 41, i32 3, metadata !205, i32 4} ; [ DW_TAG_lexical_block ]
!256 = metadata !{i32 45, i32 3, metadata !213, null}
!257 = metadata !{i32 790534, metadata !204, metadata !"y", null, i32 4, metadata !208, i32 0, i32 0} ; [ DW_TAG_arg_variable_wo ]
!258 = metadata !{i32 4, i32 16, metadata !204, null}
!259 = metadata !{i32 46, i32 1, metadata !213, null}
!260 = metadata !{metadata !261}
!261 = metadata !{i32 0, i32 17, metadata !262}
!262 = metadata !{metadata !263}
!263 = metadata !{metadata !"din_i", metadata !264, metadata !"int18", i32 0, i32 17}
!264 = metadata !{metadata !265}
!265 = metadata !{i32 0, i32 0, i32 0}
!266 = metadata !{metadata !267}
!267 = metadata !{i32 0, i32 15, metadata !268}
!268 = metadata !{metadata !269}
!269 = metadata !{metadata !"freq", metadata !264, metadata !"uint16", i32 0, i32 15}
!270 = metadata !{metadata !271}
!271 = metadata !{i32 0, i32 17, metadata !272}
!272 = metadata !{metadata !273}
!273 = metadata !{metadata !"dout_i", metadata !274, metadata !"int18", i32 0, i32 17}
!274 = metadata !{metadata !275}
!275 = metadata !{i32 0, i32 0, i32 1}
!276 = metadata !{metadata !277}
!277 = metadata !{i32 0, i32 17, metadata !278}
!278 = metadata !{metadata !279}
!279 = metadata !{metadata !"dout_q", metadata !274, metadata !"int18", i32 0, i32 17}
!280 = metadata !{i32 786689, metadata !281, metadata !"freq", metadata !282, i32 33554437, metadata !287, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!281 = metadata !{i32 786478, i32 0, metadata !282, metadata !"duc", metadata !"duc", metadata !"", metadata !282, i32 3, metadata !283, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, void (i18, i16, i18*, i18*)* @duc, null, null, metadata !12, i32 8} ; [ DW_TAG_subprogram ]
!282 = metadata !{i32 786473, metadata !"duc.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!283 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !284, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!284 = metadata !{null, metadata !285, metadata !287, metadata !289, metadata !289}
!285 = metadata !{i32 786454, null, metadata !"srrc_data_t", metadata !282, i32 47, i64 0, i64 0, i64 0, i32 0, metadata !286} ; [ DW_TAG_typedef ]
!286 = metadata !{i32 786454, null, metadata !"int18", metadata !282, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !10} ; [ DW_TAG_typedef ]
!287 = metadata !{i32 786454, null, metadata !"acc_t", metadata !282, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !288} ; [ DW_TAG_typedef ]
!288 = metadata !{i32 786454, null, metadata !"uint16", metadata !282, i32 18, i64 0, i64 0, i64 0, i32 0, metadata !7} ; [ DW_TAG_typedef ]
!289 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !290} ; [ DW_TAG_pointer_type ]
!290 = metadata !{i32 786454, null, metadata !"mix_data_t", metadata !282, i32 66, i64 0, i64 0, i64 0, i32 0, metadata !286} ; [ DW_TAG_typedef ]
!291 = metadata !{i32 5, i32 9, metadata !281, null}
!292 = metadata !{i32 786689, metadata !281, metadata !"din_i", metadata !282, i32 16777220, metadata !285, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!293 = metadata !{i32 4, i32 15, metadata !281, null}
!294 = metadata !{i32 786689, metadata !295, metadata !"x", metadata !296, i32 33554437, metadata !300, i32 0, metadata !302} ; [ DW_TAG_arg_variable ]
!295 = metadata !{i32 786478, i32 0, metadata !296, metadata !"srrc", metadata !"srrc", metadata !"", metadata !296, i32 3, metadata !297, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 6} ; [ DW_TAG_subprogram ]
!296 = metadata !{i32 786473, metadata !"srrc.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!297 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !298, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!298 = metadata !{null, metadata !299, metadata !300}
!299 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !300} ; [ DW_TAG_pointer_type ]
!300 = metadata !{i32 786454, null, metadata !"srrc_data_t", metadata !296, i32 47, i64 0, i64 0, i64 0, i32 0, metadata !301} ; [ DW_TAG_typedef ]
!301 = metadata !{i32 786454, null, metadata !"int18", metadata !296, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !10} ; [ DW_TAG_typedef ]
!302 = metadata !{i32 29, i32 3, metadata !303, null}
!303 = metadata !{i32 786443, metadata !281, i32 8, i32 5, metadata !282, i32 0} ; [ DW_TAG_lexical_block ]
!304 = metadata !{i32 5, i32 15, metadata !295, metadata !302}
!305 = metadata !{i32 786689, metadata !281, metadata !"dout_i", metadata !282, i32 50331654, metadata !289, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!306 = metadata !{i32 6, i32 15, metadata !281, null}
!307 = metadata !{i32 786689, metadata !281, metadata !"dout_q", metadata !282, i32 67108871, metadata !289, i32 0, i32 0} ; [ DW_TAG_arg_variable ]
!308 = metadata !{i32 7, i32 15, metadata !281, null}
!309 = metadata !{i32 20, i32 3, metadata !310, metadata !302}
!310 = metadata !{i32 786443, metadata !295, i32 6, i32 5, metadata !296, i32 0} ; [ DW_TAG_lexical_block ]
!311 = metadata !{i32 20, i32 13, metadata !310, metadata !302}
!312 = metadata !{i32 21, i32 18, metadata !310, metadata !302}
!313 = metadata !{i32 786688, metadata !310, metadata !"inc", metadata !296, i32 21, metadata !314, i32 0, metadata !302} ; [ DW_TAG_auto_variable ]
!314 = metadata !{i32 786454, null, metadata !"uint6", metadata !296, i32 8, i64 0, i64 0, i64 0, i32 0, metadata !159} ; [ DW_TAG_typedef ]
!315 = metadata !{i32 23, i32 9, metadata !310, metadata !302}
!316 = metadata !{i32 786689, metadata !317, metadata !"c", metadata !27, i32 16777228, metadata !31, i32 0, metadata !315} ; [ DW_TAG_arg_variable ]
!317 = metadata !{i32 786478, i32 0, metadata !27, metadata !"srrc_mac", metadata !"srrc_mac", metadata !"", metadata !27, i32 11, metadata !318, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 15} ; [ DW_TAG_subprogram ]
!318 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !319, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!319 = metadata !{metadata !320, metadata !31, metadata !31, metadata !321}
!320 = metadata !{i32 786454, null, metadata !"srrc_acc_t", metadata !27, i32 49, i64 0, i64 0, i64 0, i32 0, metadata !227} ; [ DW_TAG_typedef ]
!321 = metadata !{i32 786454, null, metadata !"int40", metadata !27, i32 42, i64 0, i64 0, i64 0, i32 0, metadata !322} ; [ DW_TAG_typedef ]
!322 = metadata !{i32 786468, null, metadata !"int40", null, i32 0, i64 40, i64 64, i64 0, i32 0, i32 5} ; [ DW_TAG_base_type ]
!323 = metadata !{i32 12, i32 9, metadata !317, metadata !315}
!324 = metadata !{i32 786689, metadata !317, metadata !"d", metadata !27, i32 33554445, metadata !31, i32 0, metadata !315} ; [ DW_TAG_arg_variable ]
!325 = metadata !{i32 13, i32 9, metadata !317, metadata !315}
!326 = metadata !{i32 16, i32 40, metadata !327, metadata !315}
!327 = metadata !{i32 786443, metadata !317, i32 15, i32 5, metadata !27, i32 1} ; [ DW_TAG_lexical_block ]
!328 = metadata !{i32 786688, metadata !327, metadata !"m", metadata !27, i32 16, metadata !179, i32 0, metadata !315} ; [ DW_TAG_auto_variable ]
!329 = metadata !{i32 17, i32 22, metadata !327, metadata !315}
!330 = metadata !{i32 18, i32 5, metadata !327, metadata !315}
!331 = metadata !{i32 786688, metadata !310, metadata !"acc", metadata !296, i32 16, metadata !332, i32 0, metadata !302} ; [ DW_TAG_auto_variable ]
!332 = metadata !{i32 786454, null, metadata !"srrc_acc_t", metadata !296, i32 49, i64 0, i64 0, i64 0, i32 0, metadata !333} ; [ DW_TAG_typedef ]
!333 = metadata !{i32 786454, null, metadata !"int38", metadata !296, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !183} ; [ DW_TAG_typedef ]
!334 = metadata !{i32 25, i32 3, metadata !310, metadata !302}
!335 = metadata !{i32 26, i32 3, metadata !310, metadata !302}
!336 = metadata !{i32 27, i32 5, metadata !337, metadata !302}
!337 = metadata !{i32 786443, metadata !310, i32 26, i32 14, metadata !296, i32 1} ; [ DW_TAG_lexical_block ]
!338 = metadata !{i32 27, i32 13, metadata !337, metadata !302}
!339 = metadata !{i32 28, i32 5, metadata !337, metadata !302}
!340 = metadata !{i32 29, i32 3, metadata !337, metadata !302}
!341 = metadata !{i32 33, i32 5, metadata !342, metadata !302}
!342 = metadata !{i32 786443, metadata !310, i32 32, i32 22, metadata !296, i32 2} ; [ DW_TAG_lexical_block ]
!343 = metadata !{i32 35, i32 3, metadata !310, metadata !302}
!344 = metadata !{i32 790534, metadata !295, metadata !"y", null, i32 4, metadata !299, i32 0, metadata !302} ; [ DW_TAG_arg_variable_wo ]
!345 = metadata !{i32 4, i32 16, metadata !295, metadata !302}
!346 = metadata !{i32 786688, metadata !303, metadata !"srrc_o", metadata !282, i32 10, metadata !285, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!347 = metadata !{i32 786689, metadata !348, metadata !"x", metadata !349, i32 33554437, metadata !353, i32 0, metadata !355} ; [ DW_TAG_arg_variable ]
!348 = metadata !{i32 786478, i32 0, metadata !349, metadata !"imf1", metadata !"imf1", metadata !"", metadata !349, i32 3, metadata !350, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 6} ; [ DW_TAG_subprogram ]
!349 = metadata !{i32 786473, metadata !"imf1.c", metadata !"d:/opt/source/Vivado/Vivado_HLS_Tutorial/RTL_Verification/lab2", null} ; [ DW_TAG_file_type ]
!350 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !351, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!351 = metadata !{null, metadata !352, metadata !353}
!352 = metadata !{i32 786447, null, metadata !"", null, i32 0, i64 64, i64 64, i64 0, i32 0, metadata !353} ; [ DW_TAG_pointer_type ]
!353 = metadata !{i32 786454, null, metadata !"imf1_data_t", metadata !349, i32 52, i64 0, i64 0, i64 0, i32 0, metadata !354} ; [ DW_TAG_typedef ]
!354 = metadata !{i32 786454, null, metadata !"int18", metadata !349, i32 20, i64 0, i64 0, i64 0, i32 0, metadata !10} ; [ DW_TAG_typedef ]
!355 = metadata !{i32 31, i32 3, metadata !303, null}
!356 = metadata !{i32 5, i32 15, metadata !348, metadata !355}
!357 = metadata !{i32 24, i32 3, metadata !358, metadata !355}
!358 = metadata !{i32 786443, metadata !348, i32 6, i32 5, metadata !349, i32 0} ; [ DW_TAG_lexical_block ]
!359 = metadata !{i32 25, i32 5, metadata !360, metadata !355}
!360 = metadata !{i32 786443, metadata !358, i32 24, i32 13, metadata !349, i32 1} ; [ DW_TAG_lexical_block ]
!361 = metadata !{i32 26, i32 3, metadata !360, metadata !355}
!362 = metadata !{i32 27, i32 18, metadata !358, metadata !355}
!363 = metadata !{i32 786688, metadata !358, metadata !"inc", metadata !349, i32 27, metadata !364, i32 0, metadata !355} ; [ DW_TAG_auto_variable ]
!364 = metadata !{i32 786454, null, metadata !"uint5", metadata !349, i32 7, i64 0, i64 0, i64 0, i32 0, metadata !88} ; [ DW_TAG_typedef ]
!365 = metadata !{i32 30, i32 9, metadata !358, metadata !355}
!366 = metadata !{i32 786689, metadata !367, metadata !"c", metadata !27, i32 16777238, metadata !371, i32 0, metadata !365} ; [ DW_TAG_arg_variable ]
!367 = metadata !{i32 786478, i32 0, metadata !27, metadata !"mac1", metadata !"mac1", metadata !"", metadata !27, i32 21, metadata !368, i1 false, i1 true, i32 0, i32 0, null, i32 256, i1 false, null, null, null, metadata !12, i32 25} ; [ DW_TAG_subprogram ]
!368 = metadata !{i32 786453, i32 0, metadata !"", i32 0, i32 0, i64 0, i64 0, i64 0, i32 0, null, metadata !369, i32 0, i32 0} ; [ DW_TAG_subroutine_type ]
!369 = metadata !{metadata !370, metadata !371, metadata !372, metadata !370}
!370 = metadata !{i32 786454, null, metadata !"imf1_acc_t", metadata !27, i32 54, i64 0, i64 0, i64 0, i32 0, metadata !227} ; [ DW_TAG_typedef ]
!371 = metadata !{i32 786454, null, metadata !"imf1_coef_t", metadata !27, i32 53, i64 0, i64 0, i64 0, i32 0, metadata !31} ; [ DW_TAG_typedef ]
!372 = metadata !{i32 786454, null, metadata !"imf1_data_t", metadata !27, i32 52, i64 0, i64 0, i64 0, i32 0, metadata !31} ; [ DW_TAG_typedef ]
!373 = metadata !{i32 22, i32 15, metadata !367, metadata !365}
!374 = metadata !{i32 786689, metadata !367, metadata !"d", metadata !27, i32 33554455, metadata !372, i32 0, metadata !365} ; [ DW_TAG_arg_variable ]
!375 = metadata !{i32 23, i32 15, metadata !367, metadata !365}
!376 = metadata !{i32 786689, metadata !367, metadata !"s", metadata !27, i32 50331672, metadata !370, i32 0, metadata !365} ; [ DW_TAG_arg_variable ]
!377 = metadata !{i32 24, i32 14, metadata !367, metadata !365}
!378 = metadata !{i32 26, i32 40, metadata !379, metadata !365}
!379 = metadata !{i32 786443, metadata !367, i32 25, i32 5, metadata !27, i32 2} ; [ DW_TAG_lexical_block ]
!380 = metadata !{i32 786688, metadata !379, metadata !"m", metadata !27, i32 26, metadata !179, i32 0, metadata !365} ; [ DW_TAG_auto_variable ]
!381 = metadata !{i32 27, i32 27, metadata !379, metadata !365}
!382 = metadata !{i32 786688, metadata !379, metadata !"sum", metadata !27, i32 27, metadata !370, i32 0, metadata !365} ; [ DW_TAG_auto_variable ]
!383 = metadata !{i32 786688, metadata !358, metadata !"acc", metadata !349, i32 20, metadata !384, i32 0, metadata !355} ; [ DW_TAG_auto_variable ]
!384 = metadata !{i32 786454, null, metadata !"imf1_acc_t", metadata !349, i32 54, i64 0, i64 0, i64 0, i32 0, metadata !385} ; [ DW_TAG_typedef ]
!385 = metadata !{i32 786454, null, metadata !"int38", metadata !349, i32 40, i64 0, i64 0, i64 0, i32 0, metadata !183} ; [ DW_TAG_typedef ]
!386 = metadata !{i32 32, i32 3, metadata !358, metadata !355}
!387 = metadata !{i32 33, i32 3, metadata !358, metadata !355}
!388 = metadata !{i32 34, i32 5, metadata !389, metadata !355}
!389 = metadata !{i32 786443, metadata !358, i32 33, i32 14, metadata !349, i32 2} ; [ DW_TAG_lexical_block ]
!390 = metadata !{i32 34, i32 13, metadata !389, metadata !355}
!391 = metadata !{i32 35, i32 5, metadata !389, metadata !355}
!392 = metadata !{i32 36, i32 5, metadata !389, metadata !355}
!393 = metadata !{i32 37, i32 3, metadata !389, metadata !355}
!394 = metadata !{i32 41, i32 5, metadata !395, metadata !355}
!395 = metadata !{i32 786443, metadata !358, i32 40, i32 3, metadata !349, i32 3} ; [ DW_TAG_lexical_block ]
!396 = metadata !{i32 44, i32 3, metadata !358, metadata !355}
!397 = metadata !{i32 790534, metadata !348, metadata !"y", null, i32 4, metadata !352, i32 0, metadata !355} ; [ DW_TAG_arg_variable_wo ]
!398 = metadata !{i32 4, i32 16, metadata !348, metadata !355}
!399 = metadata !{i32 786688, metadata !303, metadata !"imf1_o", metadata !282, i32 11, metadata !400, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!400 = metadata !{i32 786454, null, metadata !"imf1_data_t", metadata !282, i32 52, i64 0, i64 0, i64 0, i32 0, metadata !286} ; [ DW_TAG_typedef ]
!401 = metadata !{i32 33, i32 3, metadata !303, null}
!402 = metadata !{i32 786688, metadata !303, metadata !"imf2_o", metadata !282, i32 12, metadata !403, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!403 = metadata !{i32 786454, null, metadata !"imf2_data_t", metadata !282, i32 57, i64 0, i64 0, i64 0, i32 0, metadata !286} ; [ DW_TAG_typedef ]
!404 = metadata !{i32 35, i32 3, metadata !303, null}
!405 = metadata !{i32 786688, metadata !303, metadata !"imf3_o", metadata !282, i32 13, metadata !406, i32 0, i32 0} ; [ DW_TAG_auto_variable ]
!406 = metadata !{i32 786454, null, metadata !"imf3_data_t", metadata !282, i32 62, i64 0, i64 0, i64 0, i32 0, metadata !286} ; [ DW_TAG_typedef ]
!407 = metadata !{i32 37, i32 3, metadata !303, null}
!408 = metadata !{i32 39, i32 1, metadata !303, null}
