
---------- Begin Simulation Statistics ----------
final_tick                               15708587763258                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224866                       # Simulator instruction rate (inst/s)
host_mem_usage                               17101564                       # Number of bytes of host memory used
host_op_rate                                   371225                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1111.77                       # Real time elapsed on the host
host_tick_rate                               51566991                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   250000014                       # Number of instructions simulated
sim_ops                                     412717702                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.057331                       # Number of seconds simulated
sim_ticks                                 57330685926                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                          14                       # Number of instructions committed
system.cpu.committedOps                            23                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.l2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_requests      2560376                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.hit_single_snoops         4730                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.l2bus.snoop_filter.tot_requests      5005012                       # Total number of requests made to the snoop filter.
system.cpu.l2bus.snoop_filter.tot_snoops         4730                       # Total number of snoops made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               30                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         30                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                   8                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     12                       # Number of float alu accesses
system.cpu.num_fp_insts                            12                       # number of float instructions
system.cpu.num_fp_register_reads                   21                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  11                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    16                       # Number of integer alu accesses
system.cpu.num_int_insts                           16                       # number of integer instructions
system.cpu.num_int_register_reads                  33                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 10                       # number of times the integer registers were written
system.cpu.num_load_insts                           6                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          1                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        10     43.48%     43.48% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     43.48% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   4     17.39%     60.87% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.87% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.87% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.87% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.87% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  2      8.70%     69.57% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     69.57% # Class of executed instruction
system.cpu.op_class::MemRead                        2      8.70%     78.26% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     78.26% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   4     17.39%     95.65% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  1      4.35%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         23                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests      1722189                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests        3448647                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       720107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1507999                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads         130717923                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         97931763                       # number of cc regfile writes
system.switch_cpus.committedInsts           250000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps             412717679                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.688657                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.688657                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads         302030787                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes        159573657                       # number of floating regfile writes
system.switch_cpus.idleCycles                   66486                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        18972                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches         28475896                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             2.399574                       # Inst execution rate
system.switch_cpus.iew.exec_refs             96922438                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores           27538645                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        18085002                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts      69428672                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            3                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts          935                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts     27595231                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts    413429363                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts      69383793                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        56627                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts     413120742                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          95110                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents      15478097                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          20768                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles      15656532                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         2307                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         6299                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        12673                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers         507568656                       # num instructions consuming a value
system.switch_cpus.iew.wb_count             413078483                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.602987                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers         306057107                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               2.399329                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent              413097770                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads        405481694                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       190913647                       # number of integer regfile writes
system.switch_cpus.ipc                       1.452102                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.452102                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        11914      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     221793459     53.68%     53.68% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        17885      0.00%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     53.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd     12497634      3.02%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     56.71% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      8957532      2.17%     58.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     58.88% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc      5331493      1.29%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     60.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd     30064209      7.28%     67.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp       376832      0.09%     67.54% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      6594761      1.60%     69.13% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv      3034036      0.73%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.87% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult     27037701      6.54%     76.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.41% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt       506044      0.12%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     76.53% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead     26779125      6.48%     83.02% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite     13501131      3.27%     86.28% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead     42623241     10.32%     96.60% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite     14050375      3.40%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total      413177372                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses       187425424                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads    373008910                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses    185536566                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes    185994962                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             6509494                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.015755                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         2848185     43.75%     43.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     43.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     43.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd           484      0.01%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     43.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          91509      1.41%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     45.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       128984      1.98%     47.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     47.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     47.15% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt          598      0.01%     47.16% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv        18422      0.28%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     47.44% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult       211368      3.25%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt          280      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     50.69% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        1306067     20.06%     70.76% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite        552850      8.49%     79.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead      1061561     16.31%     95.56% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite       289186      4.44%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses      232249528                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    631967742                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses    227541917                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes    228148287                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded          413429354                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued         413177372                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded            9                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined       711604                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        14712                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      1101489                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples    172097705                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.400830                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     3.041064                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     94335538     54.82%     54.82% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      5692906      3.31%     58.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      5825500      3.38%     61.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      6324027      3.67%     65.18% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      9672109      5.62%     70.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5     10685583      6.21%     77.01% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     10017189      5.82%     82.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7     11716924      6.81%     89.64% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8     17827929     10.36%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total    172097705                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   2.399903                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads      1682266                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores      1396713                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads     69428672                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores     27595231                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads       170970663                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                172164191                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                     405                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     84861410                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         84861411                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     86944552                       # number of overall hits
system.cpu.dcache.overall_hits::total        86944553                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      4084601                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        4084607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      5667342                       # number of overall misses
system.cpu.dcache.overall_misses::total       5667348                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 151752469293                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 151752469293                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 151752469293                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 151752469293                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     88946011                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     88946018                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     92611894                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     92611901                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.857143                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.045922                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045922                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.857143                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.061195                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061195                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 37152.336126                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37152.281552                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 26776.656375                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 26776.628027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           52                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1204                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     5.777778                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   150.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2443604                       # number of writebacks
system.cpu.dcache.writebacks::total           2443604                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2243746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2243746                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2243746                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2243746                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1840855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1840855                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2548865                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2548865                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  63908927100                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  63908927100                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 100533326373                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 100533326373                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.020696                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.020696                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.027522                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.027522                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 34716.980479                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34716.980479                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 39442.389602                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39442.389602                       # average overall mshr miss latency
system.cpu.dcache.replacements                2443604                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     57972393                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        57972394                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            5                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3484194                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3484199                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 129034011492                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 129034011492                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     61456587                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     61456593                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.833333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.056694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.056694                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 37034.106451                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37034.053305                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2170088                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2170088                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1314106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1314106                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  43519461642                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  43519461642                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.021383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.021383                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 33117.162270                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33117.162270                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     26889017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       26889017                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       600407                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       600408                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  22718457801                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22718457801                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data            1                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     27489424                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     27489425                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.021841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.021841                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 37838.429267                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37838.366246                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        73658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        73658                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       526749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       526749                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  20389465458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20389465458                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.019162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 38708.123714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38708.123714                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data      2083142                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       2083142                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data      1582741                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total      1582741                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data      3665883                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      3665883                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.431749                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.431749                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data       708010                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total       708010                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data  36624399273                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total  36624399273                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.193135                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.193135                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 51728.646874                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 51728.646874                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.949424                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            89539014                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2444116                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             36.634519                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      15651257078664                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.004681                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   511.944744                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000009                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.999892                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999901                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          198                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          275                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         743339324                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        743339324                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           6                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           1                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           18                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     30573066                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         30573084                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           18                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     30573066                       # number of overall hits
system.cpu.icache.overall_hits::total        30573084                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst          604                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            607                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst          604                       # number of overall misses
system.cpu.icache.overall_misses::total           607                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     55258020                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     55258020                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     55258020                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     55258020                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           21                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     30573670                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30573691                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           21                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     30573670                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30573691                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.142857                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000020                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.142857                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000020                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 91486.788079                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 91034.629325                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 91486.788079                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 91034.629325                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           39                       # number of writebacks
system.cpu.icache.writebacks::total                39                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           87                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          517                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          517                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          517                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          517                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     48123495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     48123495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     48123495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     48123495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000017                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000017                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 93082.195358                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 93082.195358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 93082.195358                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 93082.195358                       # average overall mshr miss latency
system.cpu.icache.replacements                     39                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           18                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     30573066                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        30573084                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            3                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst          604                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           607                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     55258020                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     55258020                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           21                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     30573670                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30573691                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.142857                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000020                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 91486.788079                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 91034.629325                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           87                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          517                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     48123495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     48123495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 93082.195358                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 93082.195358                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           293.026875                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30573604                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               520                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          58795.392308                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     3.000000                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   290.026875                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.005859                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.566459                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.572318                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          481                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          481                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.939453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         244590048                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        244590048                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           5328                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                          21                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.trans_dist::ReadResp         2022640                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackDirty      2041197                       # Transaction distribution
system.cpu.l2bus.trans_dist::WritebackClean      2129001                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeReq        116733                       # Transaction distribution
system.cpu.l2bus.trans_dist::UpgradeResp       116733                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExReq         421996                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadExResp        421996                       # Transaction distribution
system.cpu.l2bus.trans_dist::ReadSharedReq      2022640                       # Transaction distribution
system.cpu.l2bus.pkt_count_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port         1079                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port      7565302                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_count::total             7566381                       # Packet count per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.icache.mem_side_port::system.cpu.l2cache.cpu_side_port        35776                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size_system.cpu.dcache.mem_side_port::system.cpu.l2cache.cpu_side_port    312814080                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.pkt_size::total            312849856                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu.l2bus.snoops                       1726555                       # Total snoops (count)
system.cpu.l2bus.snoopTraffic               110499520                       # Total snoop traffic (bytes)
system.cpu.l2bus.snoop_fanout::samples        4287924                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::mean          0.001104                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::stdev         0.033209                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::0              4283190     99.89%     99.89% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::1                 4734      0.11%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::2                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::3                    0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.l2bus.snoop_fanout::total          4287924                       # Request fanout histogram
system.cpu.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.l2bus.reqLayer0.occupancy       3294132237                       # Layer occupancy (ticks)
system.cpu.l2bus.reqLayer0.utilization            5.7                       # Layer utilization (%)
system.cpu.l2bus.respLayer0.occupancy          516483                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer0.utilization           0.0                       # Layer utilization (%)
system.cpu.l2bus.respLayer1.occupancy      2480537979                       # Layer occupancy (ticks)
system.cpu.l2bus.respLayer1.utilization           4.3                       # Layer utilization (%)
system.cpu.l2cache.demand_hits::.switch_cpus.data       718191                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total          718191                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::.switch_cpus.data       718191                       # number of overall hits
system.cpu.l2cache.overall_hits::total         718191                       # number of overall hits
system.cpu.l2cache.demand_misses::.cpu.inst            3                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.cpu.data            6                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.inst          517                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::.switch_cpus.data      1725919                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total       1726445                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.cpu.l2cache.overall_misses::.cpu.data            6                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.inst          517                       # number of overall misses
system.cpu.l2cache.overall_misses::.switch_cpus.data      1725919                       # number of overall misses
system.cpu.l2cache.overall_misses::total      1726445                       # number of overall misses
system.cpu.l2cache.demand_miss_latency::.switch_cpus.inst     47767185                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::.switch_cpus.data  95111158968                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  95158926153                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.inst     47767185                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::.switch_cpus.data  95111158968                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  95158926153                       # number of overall miss cycles
system.cpu.l2cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.inst          517                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::.switch_cpus.data      2444110                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      2444636                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.inst          517                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::.switch_cpus.data      2444110                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      2444636                       # number of overall (read+write) accesses
system.cpu.l2cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::.switch_cpus.data     0.706154                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.706218                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::.switch_cpus.data     0.706154                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.706218                       # miss rate for overall accesses
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.inst 92393.007737                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::.switch_cpus.data 55107.545005                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 55118.423207                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.inst 92393.007737                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::.switch_cpus.data 55107.545005                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 55118.423207                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::.writebacks      1726555                       # number of writebacks
system.cpu.l2cache.writebacks::total          1726555                       # number of writebacks
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.inst          517                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::.switch_cpus.data      1725919                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total      1726436                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.inst          517                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::.switch_cpus.data      1725919                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total      1726436                       # number of overall MSHR misses
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.inst     47595024                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::.switch_cpus.data  94536427941                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  94584022965                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.inst     47595024                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::.switch_cpus.data  94536427941                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  94584022965                       # number of overall MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::.switch_cpus.data     0.706154                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.706214                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::.switch_cpus.data     0.706154                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.706214                       # mshr miss rate for overall accesses
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 92060.007737                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::.switch_cpus.data 54774.545005                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54785.710542                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 92060.007737                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::.switch_cpus.data 54774.545005                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54785.710542                       # average overall mshr miss latency
system.cpu.l2cache.replacements               1726555                       # number of replacements
system.cpu.l2cache.WritebackDirty_hits::.writebacks      1094947                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      1094947                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_accesses::.writebacks      1094947                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      1094947                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_hits::.writebacks      1348692                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total      1348692                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_accesses::.writebacks      1348692                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total      1348692                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_hits::.switch_cpus.data       116602                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total       116602                       # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_misses::.switch_cpus.data          131                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total          131                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_accesses::.switch_cpus.data       116733                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total       116733                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_miss_rate::.switch_cpus.data     0.001122                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total     0.001122                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses::.switch_cpus.data          131                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total          131                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus.data      2359305                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total      2359305                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.001122                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total     0.001122                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 18009.961832                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18009.961832                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_hits::.switch_cpus.data        37670                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total        37670                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::.switch_cpus.data       384325                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       384326                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_miss_latency::.switch_cpus.data  19194121998                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  19194121998                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::.switch_cpus.data       421995                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       421996                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::.switch_cpus.data     0.910734                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.910734                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::.switch_cpus.data 49942.423725                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49942.293777                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_mshr_misses::.switch_cpus.data       384325                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       384325                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus.data  19066141773                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  19066141773                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.910734                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.910731                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 49609.423725                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 49609.423725                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_hits::.switch_cpus.data       680521                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total       680521                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.inst          517                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::.switch_cpus.data      1341594                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total      1342119                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.inst     47767185                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::.switch_cpus.data  75917036970                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  75964804155                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.inst          517                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::.switch_cpus.data      2022115                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      2022640                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.663461                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.663548                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 92393.007737                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 56587.191781                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 56600.647301                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          517                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::.switch_cpus.data      1341594                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total      1342111                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     47595024                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  75470286168                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  75517881192                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.663461                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.663544                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 92060.007737                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 56254.191781                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 56267.984684                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.tagsinuse         4088.918151                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            5004877                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs          1730651                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs             2.891904                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     15651257077665                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::.writebacks     8.876817                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.inst     0.015238                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.cpu.data     0.010638                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.inst     1.461761                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::.switch_cpus.data  4078.553697                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::.writebacks     0.002167                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.inst     0.000004                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.cpu.data     0.000003                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.inst     0.000357                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::.switch_cpus.data     0.995741                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.998271                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1         1543                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2         2394                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         81810779                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        81810779                       # Number of data accesses
system.cpu.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu.mmucache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.mmucache.replacements                    0                       # number of replacements
system.cpu.mmucache.mmubus.snoops                   0                       # Total snoops (count)
system.cpu.mmucache.mmubus.snoopTraffic             0                       # Total snoop traffic (bytes)
system.cpu.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.mmucache.tags.tagsinuse                  0                       # Cycle average of tags in use
system.cpu.mmucache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu.mmucache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu.mmucache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu.mmucache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu.mmucache.tags.tag_accesses               0                       # Number of tag accesses
system.cpu.mmucache.tags.data_accesses              0                       # Number of data accesses
system.cpu.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 15651257087332                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF  57330675926                       # Cumulative time (in ticks) in various power states
system.cpu.thread31420.numInsts                     0                       # Number of Instructions committed
system.cpu.thread31420.numOps                       0                       # Number of Ops committed
system.cpu.thread31420.numMemRefs                   0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp             1342119                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       1298664                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        775778                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            367689                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq               131                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp              131                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq             384326                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp            384326                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq        1342119                       # Transaction distribution
system.l3bus.pkt_count_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port      5175180                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu.l2cache.mem_side_port::system.l3cache.cpu_side_port    220702272                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            720103                       # Total snoops (count)
system.l3bus.snoopTraffic                    22554496                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples            2446696                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                  2446696    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total              2446696                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy           1721843730                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                3.0                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          1149849999                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus.data       938549                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              938549                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus.data       938549                       # number of overall hits
system.l3cache.overall_hits::total             938549                       # number of overall hits
system.l3cache.demand_misses::.cpu.inst             3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu.data             6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.inst          517                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus.data       787370                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            787896                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu.data            6                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.inst          517                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus.data       787370                       # number of overall misses
system.l3cache.overall_misses::total           787896                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus.inst     45527760                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus.data  74452395398                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  74497923158                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.inst     45527760                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus.data  74452395398                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  74497923158                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.inst          517                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus.data      1725919                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total         1726445                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.inst          517                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus.data      1725919                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total        1726445                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus.data     0.456203                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.456369                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus.data     0.456203                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.456369                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus.inst 88061.431335                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus.data 94558.333945                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 94552.990697                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.inst 88061.431335                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus.data 94558.333945                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 94552.990697                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         352414                       # number of writebacks
system.l3cache.writebacks::total               352414                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus.inst          517                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus.data       787370                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       787887                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.inst          517                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus.data       787370                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       787887                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus.inst     42084540                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus.data  69208511198                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  69250595738                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.inst     42084540                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus.data  69208511198                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  69250595738                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus.data     0.456203                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.456364                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus.data     0.456203                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.456364                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.inst 81401.431335                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus.data 87898.333945                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 87894.070772                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.inst 81401.431335                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus.data 87898.333945                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 87894.070772                       # average overall mshr miss latency
system.l3cache.replacements                    720103                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       946250                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       946250                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       946250                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       946250                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       775778                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       775778                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       775778                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       775778                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus.data          131                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total             131                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus.data          131                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total          131                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus.data       205219                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total           205219                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus.data       179106                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total         179107                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus.data  14658128529                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total  14658128529                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus.data       384325                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total       384326                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus.data     0.466027                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.466029                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus.data 81840.521976                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 81840.065039                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus.data       179106                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total       179106                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus.data  13465282569                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total  13465282569                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.466027                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.466026                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 75180.521976                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 75180.521976                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus.data       733330                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       733330                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.inst          517                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus.data       608264                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       608789                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.inst     45527760                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus.data  59794266869                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  59839794629                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.inst          517                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus.data      1341594                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total      1342119                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus.data     0.453389                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.453603                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.inst 88061.431335                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus.data 98303.149404                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 98293.160075                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.inst          517                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus.data       608264                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       608781                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.inst     42084540                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  55743228629                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  55785313169                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.453389                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.453597                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.inst 81401.431335                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 91643.149404                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 91634.451747                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61823.955926                       # Cycle average of tags in use
system.l3cache.tags.total_refs                2660708                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs              1721956                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.545166                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         15651327947391                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61823.955926                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.943359                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.943359                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        63173                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          154                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1         1526                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         9597                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        51195                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          701                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.963943                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             56899620                       # Number of tag accesses
system.l3cache.tags.data_accesses            56899620                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    352414.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       517.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    787348.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001284681716                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21500                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21500                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1814432                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             333068                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      787887                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     352414                       # Number of write requests accepted
system.mem_ctrls.readBursts                    787887                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   352414                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     22                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      55.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                787887                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               352414                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  401334                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  166102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  117406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   56873                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   40501                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    4123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     722                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     423                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     315                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1916                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   7964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  13889                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  17762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  20059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  21223                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  21868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  22428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                  22898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                  23354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                  23961                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                  24898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                  25633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                  25630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  25729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  25266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  23599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                    237                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                     27                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        21500                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      36.621721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    368.121153                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023        21496     99.98%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-54271            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21500                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.388558                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.309089                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.430082                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-17         19537     90.87%     90.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18-19          1442      6.71%     97.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-21           295      1.37%     98.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22-23            87      0.40%     99.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-25            26      0.12%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26-27            24      0.11%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-29            13      0.06%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30-31            12      0.06%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-33             8      0.04%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::34-35             6      0.03%     99.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-37             4      0.02%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::38-39             3      0.01%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-41             4      0.02%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::42-43             6      0.03%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::46-47             3      0.01%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-49             4      0.02%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::50-51             3      0.01%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-53             3      0.01%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::54-55             3      0.01%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-57             3      0.01%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-61             2      0.01%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::62-63             1      0.00%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::66-67             3      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-77             1      0.00%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::82-83             1      0.00%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::90-91             1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-105            1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::114-115            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::134-135            1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21500                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    1408                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                50424768                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             22554496                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    879.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    393.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   57329472141                       # Total gap between requests
system.mem_ctrls.avgGap                      50275.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst        33088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     50390272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     22550656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 577142.929053885397                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 878940678.732530951500                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 393343558.266639709473                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst          517                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       787370                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       352414                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst     22706721                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  39689510315                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3104147807435                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     43920.16                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     50407.70                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   8808242.03                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses                0                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets                  0                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                        0                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                      0                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            0                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            0                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            0                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst        33088                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     50391680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      50425344                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst        33088                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        33280                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     22554496                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     22554496                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst          517                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       787370                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         787896                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       352414                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        352414                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst         3349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data         6698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst       577143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data    878965238                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        879552428                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst         3349                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst       577143                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       580492                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    393410538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       393410538                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    393410538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst         3349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data         6698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst       577143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data    878965238                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1272962966                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               787865                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              352354                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24344                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24758                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24731                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24891                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24274                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        24537                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        24321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23691                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        24070                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        24782                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24802                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16        24617                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17        24540                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18        24811                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19        24797                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20        24725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21        23812                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22        24448                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23        25058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24        23982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25        25382                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26        24529                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27        25134                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28        25020                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29        24381                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30        24593                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31        25889                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11213                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        11177                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11162                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11424                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        11137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10881                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        11008                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10895                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10972                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11016                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10731                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        11068                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        11175                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16        11276                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17        10701                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18        11104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19        10560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20        10922                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21        10556                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22        11233                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23        10941                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24        10593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25        11082                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26        10848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27        11287                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28        10877                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29        11242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30        11053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31        11812                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             25930882456                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2625166180                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        39712217036                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                32912.85                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           50404.85                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              626044                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             110885                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.46                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           31.47                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       403281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   180.949363                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   109.627609                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   246.216829                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       257252     63.79%     63.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        72491     17.98%     81.77% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        20673      5.13%     86.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        10209      2.53%     89.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         7485      1.86%     91.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         6444      1.60%     92.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         5826      1.44%     94.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         7135      1.77%     96.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        15766      3.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       403281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              50423360                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           22550656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              879.517822                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              393.343558                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    6.63                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                4.58                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               64.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1257761494.079989                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    1672140464.164773                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   3314009785.631959                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  1324321099.584028                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 20438476134.079521                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 40233622231.154327                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 6511445131.697967                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  74751776340.393723                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1303.870260                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9552363836                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5163550000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  42614762090                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             608789                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       352414                       # Transaction distribution
system.membus.trans_dist::CleanEvict           367689                       # Transaction distribution
system.membus.trans_dist::ReadExReq            179107                       # Transaction distribution
system.membus.trans_dist::ReadExResp           179107                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         608789                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port      2295895                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total      2295895                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                2295895                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     72979840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     72979840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                72979840                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            787896                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  787896    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              787896                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           971576126                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1434962888                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.5                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups        28545701                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted     20485482                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        19010                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      9265836                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         9265391                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.995197                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed         2181053                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups      2306222                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits      2305345                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses          877                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted           73                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       711999                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        18884                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples    171998638                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     2.399540                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     3.384818                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     99779797     58.01%     58.01% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1     12281370      7.14%     65.15% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2      4571548      2.66%     67.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      5290331      3.08%     70.89% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      3315079      1.93%     72.81% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5      2115088      1.23%     74.04% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6      1583941      0.92%     74.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7      2409054      1.40%     76.36% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8     40652430     23.64%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total    171998638                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted    250000000                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted      412717679                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs            96736356                       # Number of memory references committed
system.switch_cpus.commit.loads              69246928                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches           28461171                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating          185446628                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer           289170682                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls       2180881                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass        11422      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu    221582672     53.69%     53.69% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17855      0.00%     53.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv            0      0.00%     53.70% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd     12496965      3.03%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu      8951516      2.17%     58.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     58.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc      5331025      1.29%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     60.18% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd     30057628      7.28%     67.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.47% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp       376832      0.09%     67.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt      6587619      1.60%     69.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv      3034034      0.74%     69.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.89% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult     27027711      6.55%     76.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.44% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt       506044      0.12%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.56% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead     26698899      6.47%     83.03% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite     13453253      3.26%     86.29% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead     42548029     10.31%     96.60% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite     14036175      3.40%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total    412717679                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples     40652430                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          4106194                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles     108123561                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles          54392977                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles       5454194                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          20768                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      9251026                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred           129                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts      413727348                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts           626                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses            69383749                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses            27538645                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses               1092543                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                 14186                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        60044                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts              250970764                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches            28545701                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches     13751789                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles             172016759                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           41790                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.cacheLines          30573670                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes           229                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples    172097705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.406340                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.401887                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0        105366961     61.23%     61.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1          5788749      3.36%     64.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2          2635891      1.53%     66.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3          6781319      3.94%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4          2520382      1.46%     71.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5          3072589      1.79%     73.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6          3355661      1.95%     75.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7          3466475      2.01%     77.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8         39109678     22.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total    172097705                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.165805                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.457741                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses            30573671                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                    26                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 15708587763258                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads             4255891                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          181737                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           97                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         2307                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         105794                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache             15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF  57330685926                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          20768                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          6324460                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles        36580810                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles          57567739                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles      71603917                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts      413599165                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents       1597878                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents        4462490                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents       27813786                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents       39133379                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands    448922145                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups          1010655452                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups        406080125                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups         302450130                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps     448024495                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           897558                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          27039689                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                544775886                       # The number of ROB reads
system.switch_cpus.rob.writes               826958657                       # The number of ROB writes
system.switch_cpus.thread0.numInsts         250000000                       # Number of Instructions committed
system.switch_cpus.thread0.numOps           412717679                       # Number of Ops committed
system.switch_cpus.thread0.numMemRefs               0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
