digraph "CFG for '_Z13gpu_grayscaleiiPfS_' function" {
	label="CFG for '_Z13gpu_grayscaleiiPfS_' function";

	Node0x51b3570 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%4:\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 6\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 2, !range !4, !invariant.load !5\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !6\l  %13 = add i32 %11, %12\l  %14 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %15 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %16 = bitcast i8 addrspace(4)* %15 to i16 addrspace(4)*\l  %17 = load i16, i16 addrspace(4)* %16, align 4, !range !4, !invariant.load !5\l  %18 = zext i16 %17 to i32\l  %19 = mul i32 %14, %18\l  %20 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %21 = add i32 %19, %20\l  %22 = icmp slt i32 %13, %1\l  %23 = icmp slt i32 %21, %0\l  %24 = select i1 %22, i1 %23, i1 false\l  br i1 %24, label %25, label %43\l|{<s0>T|<s1>F}}"];
	Node0x51b3570:s0 -> Node0x51b7010;
	Node0x51b3570:s1 -> Node0x51b70a0;
	Node0x51b7010 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%25:\l25:                                               \l  %26 = mul nsw i32 %13, %0\l  %27 = add i32 %26, %21\l  %28 = mul i32 %27, 3\l  %29 = sext i32 %28 to i64\l  %30 = getelementptr inbounds float, float addrspace(1)* %2, i64 %29\l  %31 = load float, float addrspace(1)* %30, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %32 = fmul contract float %31, 0x3FB27BB300000000\l  %33 = getelementptr inbounds float, float addrspace(1)* %30, i64 1\l  %34 = load float, float addrspace(1)* %33, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %35 = fmul contract float %34, 0x3FE6E2EB20000000\l  %36 = fadd contract float %32, %35\l  %37 = getelementptr inbounds float, float addrspace(1)* %30, i64 2\l  %38 = load float, float addrspace(1)* %37, align 4, !tbaa !7,\l... !amdgpu.noclobber !5\l  %39 = fmul contract float %38, 0x3FCB367A00000000\l  %40 = fadd contract float %36, %39\l  %41 = sext i32 %27 to i64\l  %42 = getelementptr inbounds float, float addrspace(1)* %3, i64 %41\l  store float %40, float addrspace(1)* %42, align 4, !tbaa !7\l  br label %43\l}"];
	Node0x51b7010 -> Node0x51b70a0;
	Node0x51b70a0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%43:\l43:                                               \l  ret void\l}"];
}
