<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r<img src="fx.gif" class="icon"></a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/main_regression_29_11_2022/gemini/design/ip/USB/phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod29.html#inst_tag_226"  onclick="showContent('inst_tag_226')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_receive_enable_9d<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod29.html#inst_tag_227"  onclick="showContent('inst_tag_227')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk3.u_data_delay_en_ack<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod29.html#inst_tag_228"  onclick="showContent('inst_tag_228')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clk_gate.genblk3.u_data_delay_en_ack<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod29.html#inst_tag_229"  onclick="showContent('inst_tag_229')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_div_refclock_ana_clk_gate.genblk3.u_data_delay_en_ack<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod29.html#inst_tag_230"  onclick="showContent('inst_tag_230')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clk_ana_clk_gate.genblk3.u_data_delay_en_ack<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod29.html#inst_tag_231"  onclick="showContent('inst_tag_231')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_div_refclock_clk_gate.genblk3.u_data_delay_en_ack<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod29.html#inst_tag_232"  onclick="showContent('inst_tag_232')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk3.u_data_delay_en_ack<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod29.html#inst_tag_233"  onclick="showContent('inst_tag_233')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk3.u_data_delay_en_ack<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod29.html#inst_tag_234"  onclick="showContent('inst_tag_234')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.sleepm_4d<img src="fx.gif" class="icon"></a></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a name="1722691700"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r<img src="fx.gif" class="icon"></a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="wht"><td class="lf">TOTAL</td><td></td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>13534</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>13541</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>13553</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
13533                      begin
13534      <font color = "grey">excluded     </font>      if (!reset_n) 
13535      <font color = "grey">excluded     </font>         data_delay_flop &lt;= {NUM_FLOPS{RESET_VALUE}};
13536                         else 
13537      <font color = "grey">excluded     </font>         data_delay_flop &lt;= data_delay_flop_in;
13538                      end
13539                      always @(negedge clock or negedge reset_n) 
13540                      begin
13541      <font color = "grey">excluded     </font>      if (!reset_n) 
13542      <font color = "grey">excluded     </font>         data_delay_half_flop &lt;= RESET_VALUE;
13543                         else 
13544                         begin
13545      <font color = "grey">excluded     </font>         if (delay_en[NUM_FLOPS-1])
13546      <font color = "grey">excluded     </font>            data_delay_half_flop &lt;= data_delay_flop[NUM_FLOPS-1];
13547                            else
13548      <font color = "grey">excluded     </font>            data_delay_half_flop &lt;= data_delay_flop_in[NUM_FLOPS-1];
13549                         end
13550                      end
13551                      always @(*)
13552                      begin
13553      <font color = "grey">excluded     </font>      if (delay_half_en)
13554      <font color = "grey">excluded     </font>         d_out = data_delay_half_flop;
13555      <font color = "grey">excluded     </font>      else if (delay_en[NUM_FLOPS-1])
13556      <font color = "grey">excluded     </font>         d_out = data_delay_flop[NUM_FLOPS-1];
13557                         else
13558      <font color = "grey">excluded     </font>         d_out = data_delay_flop_in[NUM_FLOPS-1];
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1430708795"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=9 ) <img src="fx.gif" class="icon"></a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_225_Cond" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_receive_enable_9d</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="wht"><td class="lf">Conditions</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(1 - 1)] ? data_delay_flop[(1 - 1)] : data_delay_flop_in[(1 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(2 - 1)] ? data_delay_flop[(2 - 1)] : data_delay_flop_in[(2 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(3 - 1)] ? data_delay_flop[(3 - 1)] : data_delay_flop_in[(3 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(4 - 1)] ? data_delay_flop[(4 - 1)] : data_delay_flop_in[(4 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(5 - 1)] ? data_delay_flop[(5 - 1)] : data_delay_flop_in[(5 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(6 - 1)] ? data_delay_flop[(6 - 1)] : data_delay_flop_in[(6 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(7 - 1)] ? data_delay_flop[(7 - 1)] : data_delay_flop_in[(7 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(8 - 1)] ? data_delay_flop[(8 - 1)] : data_delay_flop_in[(8 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="1266858686"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=2 ) <img src="fx.gif" class="icon"></a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_226_Cond" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_227_Cond" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_228_Cond" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_div_refclock_ana_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_229_Cond" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clk_ana_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_230_Cond" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_div_refclock_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_231_Cond" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_232_Cond" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="wht"><td class="lf">Conditions</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(1 - 1)] ? data_delay_flop[(1 - 1)] : data_delay_flop_in[(1 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a name="496125120"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=4 ) <img src="fx.gif" class="icon"></a><br clear=all>
Cond Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_233_Cond" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.sleepm_4d</a></span></div>
<br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="wht"><td class="lf">Conditions</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(1 - 1)] ? data_delay_flop[(1 - 1)] : data_delay_flop_in[(1 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(2 - 1)] ? data_delay_flop[(2 - 1)] : data_delay_flop_in[(2 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       13528
 EXPRESSION (delay_en[(3 - 1)] ? data_delay_flop[(3 - 1)] : data_delay_flop_in[(3 - 1)])
             --------1--------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th>                      </tr>
<tr class="wht"><td>0</td><td class="lf">Excluded</td></tr>
<tr class="wht"><td>1</td><td class="lf">Excluded</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1430708795"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=9 ) <img src="fx.gif" class="icon"></a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_225_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_receive_enable_9d</a></span></div>
<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>delay_en[8:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>delay_half_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="496125120"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=4 ) <img src="fx.gif" class="icon"></a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_233_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.sleepm_4d</a></span></div>
<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>delay_en[3:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>delay_half_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a name="1266858686"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=2 ) <img src="fx.gif" class="icon"></a><br clear=all>
Toggle Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_226_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_227_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_228_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_div_refclock_ana_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_229_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clk_ana_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_230_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_div_refclock_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_231_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_232_Toggle" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clock</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>reset_n</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>delay_en[1:0]</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>delay_half_en</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>d_in</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>INPUT</td>
</tr><tr>
<td>d_out</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td class="wht cl">Excluded</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1430708795"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=9 ) <img src="fx.gif" class="icon"></a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_225_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_usb2_cdr_dig_top.c_usb2_cdr_core.c_receive_enable_9d</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="wht">
<td>Branches</td>
<td></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">13534</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">13541</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">13553</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "grey">==> (Excluded)</font>  
                                                                    <font color = "grey">==> (Excluded)</font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (delay_en[(2 - 1)]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (delay_en[(3 - 1)]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (delay_en[(4 - 1)]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (delay_en[(5 - 1)]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (delay_en[(6 - 1)]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (delay_en[(7 - 1)]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (delay_en[(8 - 1)]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13534            if (!reset_n) 
                 <font color = "red">-1-</font>  
13535               data_delay_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "grey">         ==> (Excluded)</font>
13536            else 
13537               data_delay_flop <= data_delay_flop_in;
           <font color = "grey">         ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13541            if (!reset_n) 
                 <font color = "red">-1-</font>  
13542               data_delay_half_flop <= RESET_VALUE;
           <font color = "grey">         ==> (Excluded)</font>
13543            else 
13544            begin
13545               if (delay_en[NUM_FLOPS-1])
                    <font color = "red">-2-</font>  
13546                  data_delay_half_flop <= data_delay_flop[NUM_FLOPS-1];
           <font color = "grey">            ==> (Excluded)</font>
13547               else
13548                  data_delay_half_flop <= data_delay_flop_in[NUM_FLOPS-1];
           <font color = "grey">            ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13553            if (delay_half_en)
                 <font color = "red">-1-</font>  
13554               d_out = data_delay_half_flop;
           <font color = "grey">         ==> (Excluded)</font>
13555            else if (delay_en[NUM_FLOPS-1])
                      <font color = "red">-2-</font>  
13556               d_out = data_delay_flop[NUM_FLOPS-1];
           <font color = "grey">         ==> (Excluded)</font>
13557            else
13558               d_out = data_delay_flop_in[NUM_FLOPS-1];
           <font color = "grey">         ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="496125120"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=4 ) <img src="fx.gif" class="icon"></a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_233_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_udc_pll_cntrl.sleepm_4d</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="wht">
<td>Branches</td>
<td></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">13534</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">13541</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">13553</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "grey">==> (Excluded)</font>  
                                                                    <font color = "grey">==> (Excluded)</font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (delay_en[(2 - 1)]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    
           <font color = "red">Warning: the following expressions can not be annotated
</font>           <font color = "red">-1- (delay_en[(3 - 1)]) ? ...;  
           </font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13534            if (!reset_n) 
                 <font color = "red">-1-</font>  
13535               data_delay_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "grey">         ==> (Excluded)</font>
13536            else 
13537               data_delay_flop <= data_delay_flop_in;
           <font color = "grey">         ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13541            if (!reset_n) 
                 <font color = "red">-1-</font>  
13542               data_delay_half_flop <= RESET_VALUE;
           <font color = "grey">         ==> (Excluded)</font>
13543            else 
13544            begin
13545               if (delay_en[NUM_FLOPS-1])
                    <font color = "red">-2-</font>  
13546                  data_delay_half_flop <= data_delay_flop[NUM_FLOPS-1];
           <font color = "grey">            ==> (Excluded)</font>
13547               else
13548                  data_delay_half_flop <= data_delay_flop_in[NUM_FLOPS-1];
           <font color = "grey">            ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13553            if (delay_half_en)
                 <font color = "red">-1-</font>  
13554               d_out = data_delay_half_flop;
           <font color = "grey">         ==> (Excluded)</font>
13555            else if (delay_en[NUM_FLOPS-1])
                      <font color = "red">-2-</font>  
13556               d_out = data_delay_flop[NUM_FLOPS-1];
           <font color = "grey">         ==> (Excluded)</font>
13557            else
13558               d_out = data_delay_flop_in[NUM_FLOPS-1];
           <font color = "grey">         ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a name="1266858686"></a>
<a href="mod29.html" >data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r ( parameter RESET_VALUE=0,NUM_FLOPS=2 ) <img src="fx.gif" class="icon"></a><br clear=all>
Branch Coverage for Module self-instances : 
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_226_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_avdd_top.c_udc_avdd_sw_top.c_pll_clk_divider.pll_480_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_227_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_hs_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_228_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_div_refclock_ana_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_229_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_fb_clk_ana_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_230_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_div_refclock_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_231_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_vco_pll_clk_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<div>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td></tr><tr>
<td class="wht cl rt"></td>
</tr></table>
<span class=inst><a href="mod29.html#inst_tag_232_Branch" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_car.c_udc_car_ats.c_ats_hsclock_gate.genblk3.u_data_delay_en_ack</a></span></div>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="wht">
<td>Branches</td>
<td></td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>TERNARY</td>
<td class="rt">13528</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">13534</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">13541</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr><tr class="wht">
<td>IF</td>
<td class="rt">13553</td>
<td class="rt">0</td>
<td class="rt">0</td>
<td></td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13528                  assign data_delay_flop_in[i] = delay_en[i-1] ? data_delay_flop[i-1] : data_delay_flop_in[i-1];
                                                                    <font color = "red">-1-</font>  
                                                                    <font color = "grey">==> (Excluded)</font>  
                                                                    <font color = "grey">==> (Excluded)</font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13534            if (!reset_n) 
                 <font color = "red">-1-</font>  
13535               data_delay_flop <= {NUM_FLOPS{RESET_VALUE}};
           <font color = "grey">         ==> (Excluded)</font>
13536            else 
13537               data_delay_flop <= data_delay_flop_in;
           <font color = "grey">         ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13541            if (!reset_n) 
                 <font color = "red">-1-</font>  
13542               data_delay_half_flop <= RESET_VALUE;
           <font color = "grey">         ==> (Excluded)</font>
13543            else 
13544            begin
13545               if (delay_en[NUM_FLOPS-1])
                    <font color = "red">-2-</font>  
13546                  data_delay_half_flop <= data_delay_flop[NUM_FLOPS-1];
           <font color = "grey">            ==> (Excluded)</font>
13547               else
13548                  data_delay_half_flop <= data_delay_flop_in[NUM_FLOPS-1];
           <font color = "grey">            ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
13553            if (delay_half_en)
                 <font color = "red">-1-</font>  
13554               d_out = data_delay_half_flop;
           <font color = "grey">         ==> (Excluded)</font>
13555            else if (delay_en[NUM_FLOPS-1])
                      <font color = "red">-2-</font>  
13556               d_out = data_delay_flop[NUM_FLOPS-1];
           <font color = "grey">         ==> (Excluded)</font>
13557            else
13558               d_out = data_delay_flop_in[NUM_FLOPS-1];
           <font color = "grey">         ==> (Excluded)</font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="wht">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>1</td>
<td>Excluded</td>
</tr><tr class="wht">
<td align=center>0</td>
<td align=center>0</td>
<td>Excluded</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="tag_data_delay_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
