Analysis & Synthesis report for qsys_control
Fri Oct 27 23:58:02 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state
 12. State Machine - |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state
 13. State Machine - |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state
 14. State Machine - |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state
 15. Registers Protected by Synthesis
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for nios2_control:u0|nios2_control_altpll_0:altpll_0
 23. Source assignments for nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_stdsync_sv6:stdsync2|nios2_control_altpll_0_dffpipe_l2c:dffpipe3
 24. Source assignments for nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 25. Source assignments for nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram
 26. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated
 27. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated
 28. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated
 29. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated
 30. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated
 31. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ftb1:auto_generated
 32. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated
 33. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated
 34. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug
 35. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
 36. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
 37. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break
 38. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace
 39. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im
 40. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem
 41. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated
 42. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck
 43. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
 44. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
 45. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk
 46. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
 47. Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
 48. Source assignments for nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy
 49. Source assignments for nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear
 50. Source assignments for nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated
 51. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 52. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 53. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 54. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 55. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 56. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 57. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 58. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 59. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 60. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 61. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 62. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 63. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 64. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 65. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 66. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 67. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 68. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 69. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 70. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 71. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux
 72. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 73. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux
 74. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 75. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_002
 76. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 77. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux_004
 78. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_005
 79. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 80. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 81. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 82. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 83. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux
 84. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux
 85. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_001
 86. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_002
 87. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_003
 88. Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_004
 89. Source assignments for nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 90. Source assignments for nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 91. Source assignments for nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 92. Source assignments for nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 93. Source assignments for nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 94. Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 95. Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 96. Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_002
 97. Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 98. Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 99. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated
100. Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_iac1:auto_generated
101. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo
102. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo
103. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data
104. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram
105. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag
106. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram
107. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht
108. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram
109. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a
110. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram
111. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b
112. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram
113. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1
114. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
115. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2
116. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
117. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3
118. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1
119. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag
120. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram
121. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data
122. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram
123. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim
124. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram
125. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer
126. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1
127. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram
128. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram
129. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2
130. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3
131. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4
132. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5
133. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy
134. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0
135. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller
136. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller
137. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy
138. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear
139. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg
140. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker
141. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor
142. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker
143. Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor
144. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram
145. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge
146. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo
147. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
148. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
149. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
150. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
151. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
152. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
153. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
154. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
155. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
156. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
157. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo
158. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
159. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
160. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
161. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
162. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
163. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
164. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
165. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
166. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
167. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
168. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
169. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
170. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
171. Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
172. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator
173. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator
174. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator
175. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator
176. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator
177. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator
178. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slow_periph_bridge_s0_translator
179. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
180. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent
181. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent
182. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent
183. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor
184. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo
185. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent
186. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor
187. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo
188. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent
189. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
190. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo
191. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent
192. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor
193. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo
194. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo
195. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent
196. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
197. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo
198. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent
199. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
200. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo
201. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode
202. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode
203. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_002|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode
204. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_003|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode
205. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_004|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode
206. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_005|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode
207. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_006|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode
208. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_007|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode
209. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter
210. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter
211. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb
212. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
213. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb
214. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
215. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb
216. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
217. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
218. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
219. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
220. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
221. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
222. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
223. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
224. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
225. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
226. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
227. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
228. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
229. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
230. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
231. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
232. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
233. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
234. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
235. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:slow_periph_bridge_m0_translator
236. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator
237. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator
238. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator
239. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator
240. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator
241. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent
242. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent
243. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
244. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo
245. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent
246. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
247. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo
248. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent
249. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
250. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo
251. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent
252. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor
253. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo
254. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent
255. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
256. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo
257. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode
258. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_001|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode
259. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_002|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode
260. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_003|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode
261. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_004|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode
262. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_005|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode
263. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter
264. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
265. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
266. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
267. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
268. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
269. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
270. Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
271. Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer
272. Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
273. Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001
274. Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
275. Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002
276. Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync
277. Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller
278. Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
279. Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
280. Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_001
281. Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
282. Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
283. Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_002
284. Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
285. Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
286. Parameter Settings for Inferred Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0
287. Parameter Settings for Inferred Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0
288. Parameter Settings for Inferred Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0
289. Parameter Settings for Inferred Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0
290. Parameter Settings for Inferred Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0
291. scfifo Parameter Settings by Entity Instance
292. altsyncram Parameter Settings by Entity Instance
293. lpm_shiftreg Parameter Settings by Entity Instance
294. lpm_mult Parameter Settings by Entity Instance
295. Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
296. Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller_002"
297. Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller_001"
298. Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
299. Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller"
300. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
301. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_001|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode"
302. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode"
303. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo"
304. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent"
305. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo"
306. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent"
307. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo"
308. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent"
309. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo"
310. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent"
311. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
312. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent"
313. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent"
314. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator"
315. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator"
316. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator"
317. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator"
318. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"
319. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:slow_periph_bridge_m0_translator"
320. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
321. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
322. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
323. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
324. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
325. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_003|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode"
326. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_002|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode"
327. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode"
328. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode"
329. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo"
330. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent"
331. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo"
332. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent"
333. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo"
334. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo"
335. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent"
336. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo"
337. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent"
338. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo"
339. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent"
340. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo"
341. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent"
342. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent"
343. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent"
344. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
345. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slow_periph_bridge_s0_translator"
346. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator"
347. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator"
348. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator"
349. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator"
350. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator"
351. Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator"
352. Port Connectivity Checks: "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo"
353. Port Connectivity Checks: "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo"
354. Port Connectivity Checks: "nios2_control:u0|nios2_control_onchip_ram:onchip_ram"
355. Port Connectivity Checks: "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block"
356. Port Connectivity Checks: "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker"
357. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy"
358. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5"
359. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4"
360. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_pib:the_nios2_control_nios2_cpu_cpu_nios2_oci_pib"
361. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc"
362. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace|nios2_control_nios2_cpu_cpu_nios2_oci_td_mode:nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode"
363. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace"
364. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk"
365. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk"
366. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug"
367. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci"
368. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl"
369. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell"
370. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_test_bench:the_nios2_control_nios2_cpu_cpu_test_bench"
371. Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu"
372. Port Connectivity Checks: "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic"
373. Port Connectivity Checks: "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0"
374. Port Connectivity Checks: "nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1"
375. Port Connectivity Checks: "nios2_control:u0|nios2_control_altpll_0:altpll_0"
376. Post-Synthesis Netlist Statistics for Top Partition
377. Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc
378. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
379. Elapsed Time Per Partition
380. Analysis & Synthesis Messages
381. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 27 23:58:02 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; qsys_control                                   ;
; Top-level Entity Name              ; qsys_control_top                               ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 5,270                                          ;
;     Total combinational functions  ; 4,280                                          ;
;     Dedicated logic registers      ; 2,973                                          ;
; Total registers                    ; 2973                                           ;
; Total pins                         ; 14                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 80,664                                         ;
; Embedded Multiplier 9-bit elements ; 6                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 1                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M08DAF484C8GES   ;                    ;
; Top-level entity name                                            ; qsys_control_top   ; qsys_control       ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.1%      ;
;     Processor 3            ;   0.1%      ;
;     Processor 4            ;   0.1%      ;
;     Processor 5            ;   0.1%      ;
;     Processor 6            ;   0.1%      ;
;     Processor 7            ;   0.1%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; File Name with User-Entered Path                                                                        ; Used in Netlist ; File Type                                    ; File Name with Absolute Path                                                                                                                                                                         ; Library       ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+
; nios2_control/synthesis/nios2_control.v                                                                 ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v                                                                 ; nios2_control ;
; nios2_control/synthesis/submodules/altera_reset_controller.v                                            ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v                                            ; nios2_control ;
; nios2_control/synthesis/submodules/altera_reset_synchronizer.v                                          ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v                                          ; nios2_control ;
; nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv                                          ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv                                          ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv                                          ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv                                          ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v                                    ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v                                    ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v                  ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv                           ; nios2_control ;
; nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv                                          ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv                         ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv                           ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv                         ; nios2_control ;
; nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv                                     ; nios2_control ;
; nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v                                              ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv                        ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv                            ; nios2_control ;
; nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv                                         ; nios2_control ;
; nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv                                  ; nios2_control ;
; nios2_control/synthesis/submodules/altera_merlin_master_agent.sv                                        ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_agent.sv                                        ; nios2_control ;
; nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv                                    ; nios2_control ;
; nios2_control/synthesis/submodules/altera_merlin_master_translator.sv                                   ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_translator.sv                                   ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v                                    ; nios2_control ;
; nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v                           ; nios2_control ;
; nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v                                     ; nios2_control ;
; nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v                                      ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv                       ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv                           ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv                     ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv                     ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv                     ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv                         ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv                       ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv                       ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv                           ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv                     ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv                     ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv                         ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv                        ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv                        ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv                        ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv                        ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv                        ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv                            ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_timer_0.v                                              ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v                                              ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_sysid.v                                                ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_sysid.v                                                ; nios2_control ;
; nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                             ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v                             ; nios2_control ;
; nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v                                              ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v                                              ; nios2_control ;
; nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                                  ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v                                  ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_onchip_ram.v                                           ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v                                           ; nios2_control ;
; nios2_control/synthesis/submodules/altera_onchip_flash_util.v                                           ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v                                           ; nios2_control ;
; nios2_control/synthesis/submodules/altera_onchip_flash.v                                                ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v                                                ; nios2_control ;
; nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v                           ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v                           ; nios2_control ;
; nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v                            ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v                            ; nios2_control ;
; nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v                                      ; yes             ; Encrypted User Verilog HDL File              ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v                                      ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v                                            ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v                                            ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v                                        ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v                                        ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v                     ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v                     ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v                        ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v                        ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v                    ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v                    ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v                              ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v                              ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v                             ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v                             ; nios2_control ;
; nios2_control/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                                      ; yes             ; Encrypted User SystemVerilog HDL File        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_nios2_gen2_rtl_module.sv                                      ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_led_pio.v                                              ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_led_pio.v                                              ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v                                          ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v                                          ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_button_pio.v                                           ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_button_pio.v                                           ; nios2_control ;
; nios2_control/synthesis/submodules/nios2_control_altpll_0.v                                             ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v                                             ; nios2_control ;
; qsys_control_top.v                                                                                      ; yes             ; User Verilog HDL File                        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/qsys_control_top.v                                                                                      ;               ;
; scfifo.tdf                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf                                                                                                                                 ;               ;
; a_regfifo.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_regfifo.inc                                                                                                                              ;               ;
; a_dpfifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_dpfifo.inc                                                                                                                               ;               ;
; a_i2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_i2fifo.inc                                                                                                                               ;               ;
; a_fffifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_fffifo.inc                                                                                                                               ;               ;
; a_f2fifo.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_f2fifo.inc                                                                                                                               ;               ;
; aglobal221.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                                                             ;               ;
; db/scfifo_9621.tdf                                                                                      ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/scfifo_9621.tdf                                                                                      ;               ;
; db/a_dpfifo_bb01.tdf                                                                                    ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_dpfifo_bb01.tdf                                                                                    ;               ;
; db/a_fefifo_7cf.tdf                                                                                     ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_fefifo_7cf.tdf                                                                                     ;               ;
; db/cntr_337.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/cntr_337.tdf                                                                                         ;               ;
; db/altsyncram_dtn1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_dtn1.tdf                                                                                  ;               ;
; db/cntr_n2b.tdf                                                                                         ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/cntr_n2b.tdf                                                                                         ;               ;
; alt_jtag_atlantic.v                                                                                     ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v                                                                                                                        ;               ;
; sld_jtag_endpoint_adapter.vhd                                                                           ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                                                              ;               ;
; sld_jtag_endpoint_adapter_impl.sv                                                                       ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                                                          ;               ;
; altsyncram.tdf                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf                                                                                                                             ;               ;
; stratix_ram_block.inc                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                                                      ;               ;
; lpm_mux.inc                                                                                             ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc                                                                                                                                ;               ;
; lpm_decode.inc                                                                                          ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc                                                                                                                             ;               ;
; a_rdenreg.inc                                                                                           ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                                                              ;               ;
; altrom.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc                                                                                                                                 ;               ;
; altram.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc                                                                                                                                 ;               ;
; altdpram.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc                                                                                                                               ;               ;
; db/altsyncram_koc1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_koc1.tdf                                                                                  ;               ;
; db/altsyncram_5ic1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_5ic1.tdf                                                                                  ;               ;
; db/altsyncram_vhc1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_vhc1.tdf                                                                                  ;               ;
; db/altsyncram_5tb1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_5tb1.tdf                                                                                  ;               ;
; altera_mult_add.tdf                                                                                     ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add.tdf                                                                                                                        ;               ;
; db/altera_mult_add_bbo2.v                                                                               ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v                                                                               ;               ;
; altera_mult_add_rtl.v                                                                                   ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v                                                                                                                      ;               ;
; db/altsyncram_ftb1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_ftb1.tdf                                                                                  ;               ;
; db/altsyncram_aoe1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_aoe1.tdf                                                                                  ;               ;
; db/altsyncram_hec1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_hec1.tdf                                                                                  ;               ;
; altera_std_synchronizer.v                                                                               ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer.v                                                                                                                  ;               ;
; db/altsyncram_0n61.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_0n61.tdf                                                                                  ;               ;
; sld_virtual_jtag_basic.v                                                                                ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v                                                                                                                   ;               ;
; lpm_shiftreg.tdf                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                                                           ;               ;
; lpm_constant.inc                                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_constant.inc                                                                                                                           ;               ;
; dffeea.inc                                                                                              ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffeea.inc                                                                                                                                 ;               ;
; db/altsyncram_skc1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_skc1.tdf                                                                                  ;               ;
; altera_std_synchronizer_bundle.v                                                                        ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v                                                                                                           ;               ;
; pzdyqx.vhd                                                                                              ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/pzdyqx.vhd                                                                                                                                 ;               ;
; sld_hub.vhd                                                                                             ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_hub.vhd                                                                                                                                ; altera_sld    ;
; db/ip/sld6b1676fa/alt_sld_fab.v                                                                         ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/alt_sld_fab.v                                                                         ; alt_sld_fab   ;
; db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; yes             ; Encrypted Auto-Found Verilog HDL File        ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v                                                  ; alt_sld_fab   ;
; db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File            ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv                                           ; alt_sld_fab   ;
; db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv                                        ; alt_sld_fab   ;
; db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; yes             ; Encrypted Auto-Found VHDL File               ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd                                      ; alt_sld_fab   ;
; db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; yes             ; Encrypted Auto-Found SystemVerilog HDL File  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv                                        ; alt_sld_fab   ;
; sld_jtag_hub.vhd                                                                                        ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                                                           ;               ;
; sld_rom_sr.vhd                                                                                          ; yes             ; Encrypted Megafunction                       ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                                                             ;               ;
; db/altsyncram_c7c1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_c7c1.tdf                                                                                  ;               ;
; db/altsyncram_iac1.tdf                                                                                  ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_iac1.tdf                                                                                  ;               ;
; lpm_mult.tdf                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                                                               ;               ;
; lpm_add_sub.inc                                                                                         ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                                                            ;               ;
; multcore.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                                                                                                                               ;               ;
; bypassff.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                                                               ;               ;
; altshift.inc                                                                                            ; yes             ; Megafunction                                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                                                                               ;               ;
; db/mult_9401.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/mult_9401.tdf                                                                                        ;               ;
; db/mult_9b01.tdf                                                                                        ; yes             ; Auto-Generated Megafunction                  ; E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/mult_9b01.tdf                                                                                        ;               ;
+---------------------------------------------------------------------------------------------------------+-----------------+----------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                            ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                    ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 5,270                                                                                                    ;
;                                             ;                                                                                                          ;
; Total combinational functions               ; 4280                                                                                                     ;
; Logic element usage by number of LUT inputs ;                                                                                                          ;
;     -- 4 input functions                    ; 2215                                                                                                     ;
;     -- 3 input functions                    ; 1242                                                                                                     ;
;     -- <=2 input functions                  ; 823                                                                                                      ;
;                                             ;                                                                                                          ;
; Logic elements by mode                      ;                                                                                                          ;
;     -- normal mode                          ; 3957                                                                                                     ;
;     -- arithmetic mode                      ; 323                                                                                                      ;
;                                             ;                                                                                                          ;
; Total registers                             ; 2973                                                                                                     ;
;     -- Dedicated logic registers            ; 2973                                                                                                     ;
;     -- I/O registers                        ; 0                                                                                                        ;
;                                             ;                                                                                                          ;
; I/O pins                                    ; 14                                                                                                       ;
; Total memory bits                           ; 80664                                                                                                    ;
; UFM blocks                                  ; 1                                                                                                        ;
;                                             ;                                                                                                          ;
; Embedded Multiplier 9-bit elements          ; 6                                                                                                        ;
;                                             ;                                                                                                          ;
; Total PLLs                                  ; 1                                                                                                        ;
;     -- PLLs                                 ; 1                                                                                                        ;
;                                             ;                                                                                                          ;
; Maximum fan-out node                        ; nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 3006                                                                                                     ;
; Total fan-out                               ; 29861                                                                                                    ;
; Average fan-out                             ; 3.92                                                                                                     ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+
; Compilation Hierarchy Node                                                                                                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                             ; Entity Name                                          ; Library Name  ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+
; |qsys_control_top                                                                                                                       ; 4280 (1)            ; 2973 (0)                  ; 80664       ; 1          ; 6            ; 0       ; 3         ; 14   ; 0            ; 0          ; |qsys_control_top                                                                                                                                                                                                                                                                                                                                                                                                                               ; qsys_control_top                                     ; work          ;
;    |nios2_control:u0|                                                                                                                   ; 3994 (0)            ; 2809 (0)                  ; 80664       ; 1          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0                                                                                                                                                                                                                                                                                                                                                                                                              ; nios2_control                                        ; nios2_control ;
;       |altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|                                                                       ; 97 (26)             ; 151 (8)                   ; 1048        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge                                                                                                                                                                                                                                                                                                                                                    ; altera_avalon_mm_clock_crossing_bridge               ; nios2_control ;
;          |altera_avalon_dc_fifo:cmd_fifo|                                                                                               ; 26 (26)             ; 59 (43)                   ; 184         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_dc_fifo                                ; nios2_control ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                      ; altera_dcfifo_synchronizer_bundle                    ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 8 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                     ; altera_dcfifo_synchronizer_bundle                    ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 184         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                ; altsyncram                                           ; work          ;
;                |altsyncram_c7c1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 184         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_c7c1                                      ; work          ;
;          |altera_avalon_dc_fifo:rsp_fifo|                                                                                               ; 45 (45)             ; 84 (60)                   ; 864         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo                                                                                                                                                                                                                                                                                                                     ; altera_avalon_dc_fifo                                ; nios2_control ;
;             |altera_dcfifo_synchronizer_bundle:read_crosser|                                                                            ; 0 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser                                                                                                                                                                                                                                                                      ; altera_dcfifo_synchronizer_bundle                    ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                              ; altera_std_synchronizer_nocut                        ; nios2_control ;
;             |altera_dcfifo_synchronizer_bundle:write_crosser|                                                                           ; 0 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser                                                                                                                                                                                                                                                                     ; altera_dcfifo_synchronizer_bundle                    ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[0].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[1].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[2].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[3].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[4].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:sync[5].u|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u                                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)               ; 0 (0)                     ; 864         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                ; altsyncram                                           ; work          ;
;                |altsyncram_iac1:auto_generated|                                                                                         ; 0 (0)               ; 0 (0)                     ; 864         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_iac1:auto_generated                                                                                                                                                                                                                                                                 ; altsyncram_iac1                                      ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_001|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; nios2_control ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer_002|                                                                                   ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                                                                                                                                                                                ; altera_irq_clock_crosser                             ; nios2_control ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                            ; altera_std_synchronizer_bundle                       ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                          ; altera_std_synchronizer                              ; work          ;
;       |altera_irq_clock_crosser:irq_synchronizer|                                                                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                                                    ; altera_irq_clock_crosser                             ; nios2_control ;
;          |altera_std_synchronizer_bundle:sync|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync                                                                                                                                                                                                                                                                                                                                ; altera_std_synchronizer_bundle                       ; work          ;
;             |altera_std_synchronizer:sync[0].u|                                                                                         ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u                                                                                                                                                                                                                                                                                              ; altera_std_synchronizer                              ; work          ;
;       |altera_onchip_flash:onchip_flash_0|                                                                                              ; 576 (0)             ; 279 (0)                   ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                                                                                                                                                                           ; altera_onchip_flash                                  ; nios2_control ;
;          |altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|                                                                  ; 85 (85)             ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller                                                                                                                                                                                                                                                                                                               ; altera_onchip_flash_avmm_csr_controller              ; nios2_control ;
;          |altera_onchip_flash_avmm_data_controller:avmm_data_controller|                                                                ; 491 (426)           ; 246 (210)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller                                                                                                                                                                                                                                                                                                             ; altera_onchip_flash_avmm_data_controller             ; nios2_control ;
;             |altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker|                              ; 16 (16)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker                                                                                                                                                                                                                ; altera_onchip_flash_a_address_write_protection_check ; nios2_control ;
;             |altera_onchip_flash_address_range_check:address_range_checker|                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker                                                                                                                                                                                                                                               ; altera_onchip_flash_address_range_check              ; nios2_control ;
;             |altera_onchip_flash_convert_address:address_convertor|                                                                     ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor                                                                                                                                                                                                                                                       ; altera_onchip_flash_convert_address                  ; nios2_control ;
;             |altera_onchip_flash_convert_sector:sector_convertor|                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor                                                                                                                                                                                                                                                         ; altera_onchip_flash_convert_sector                   ; nios2_control ;
;             |altera_std_synchronizer:stdsync_busy_clear|                                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear                                                                                                                                                                                                                                                                  ; altera_std_synchronizer                              ; work          ;
;             |altera_std_synchronizer:stdsync_busy|                                                                                      ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy                                                                                                                                                                                                                                                                        ; altera_std_synchronizer                              ; work          ;
;             |lpm_shiftreg:ufm_data_shiftreg|                                                                                            ; 32 (32)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg                                                                                                                                                                                                                                                                              ; lpm_shiftreg                                         ; work          ;
;          |altera_onchip_flash_block:altera_onchip_flash_block|                                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 1          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                                                                                                                                                                                       ; altera_onchip_flash_block                            ; nios2_control ;
;       |altera_reset_controller:rst_controller_001|                                                                                      ; 1 (1)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                              ; nios2_control ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                            ; nios2_control ;
;       |altera_reset_controller:rst_controller_002|                                                                                      ; 6 (5)               ; 16 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                                                                   ; altera_reset_controller                              ; nios2_control ;
;          |altera_reset_synchronizer:alt_rst_req_sync_uq1|                                                                               ; 1 (1)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1                                                                                                                                                                                                                                                                                                                    ; altera_reset_synchronizer                            ; nios2_control ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                        ; altera_reset_synchronizer                            ; nios2_control ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                       ; altera_reset_controller                              ; nios2_control ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                            ; altera_reset_synchronizer                            ; nios2_control ;
;       |nios2_control_altpll_0:altpll_0|                                                                                                 ; 8 (7)               ; 6 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_altpll_0:altpll_0                                                                                                                                                                                                                                                                                                                                                                              ; nios2_control_altpll_0                               ; nios2_control ;
;          |nios2_control_altpll_0_altpll_jb92:sd1|                                                                                       ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1                                                                                                                                                                                                                                                                                                                                       ; nios2_control_altpll_0_altpll_jb92                   ; nios2_control ;
;          |nios2_control_altpll_0_stdsync_sv6:stdsync2|                                                                                  ; 0 (0)               ; 3 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_stdsync_sv6:stdsync2                                                                                                                                                                                                                                                                                                                                  ; nios2_control_altpll_0_stdsync_sv6                   ; nios2_control ;
;             |nios2_control_altpll_0_dffpipe_l2c:dffpipe3|                                                                               ; 0 (0)               ; 3 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_stdsync_sv6:stdsync2|nios2_control_altpll_0_dffpipe_l2c:dffpipe3                                                                                                                                                                                                                                                                                      ; nios2_control_altpll_0_dffpipe_l2c                   ; nios2_control ;
;       |nios2_control_button_pio:button_pio|                                                                                             ; 19 (19)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_button_pio:button_pio                                                                                                                                                                                                                                                                                                                                                                          ; nios2_control_button_pio                             ; nios2_control ;
;       |nios2_control_jtag_uart_0:jtag_uart_0|                                                                                           ; 141 (38)            ; 113 (13)                  ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                        ; nios2_control_jtag_uart_0                            ; nios2_control ;
;          |alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|                                                                ; 52 (52)             ; 60 (60)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                          ; alt_jtag_atlantic                                    ; work          ;
;          |nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|                                                    ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                              ; nios2_control_jtag_uart_0_scfifo_r                   ; nios2_control ;
;             |scfifo:rfifo|                                                                                                              ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                 ; scfifo                                               ; work          ;
;                |scfifo_9621:auto_generated|                                                                                             ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                      ; scfifo_9621                                          ; work          ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 26 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_bb01                                        ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 14 (8)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                         ; a_fefifo_7cf                                         ; work          ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                    ; cntr_337                                             ; work          ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                         ; altsyncram_dtn1                                      ; work          ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                           ; cntr_n2b                                             ; work          ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                 ; cntr_n2b                                             ; work          ;
;          |nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|                                                    ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                              ; nios2_control_jtag_uart_0_scfifo_w                   ; nios2_control ;
;             |scfifo:wfifo|                                                                                                              ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                 ; scfifo                                               ; work          ;
;                |scfifo_9621:auto_generated|                                                                                             ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated                                                                                                                                                                                                                                                      ; scfifo_9621                                          ; work          ;
;                   |a_dpfifo_bb01:dpfifo|                                                                                                ; 25 (0)              ; 20 (0)                    ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo                                                                                                                                                                                                                                 ; a_dpfifo_bb01                                        ; work          ;
;                      |a_fefifo_7cf:fifo_state|                                                                                          ; 13 (7)              ; 8 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                         ; a_fefifo_7cf                                         ; work          ;
;                         |cntr_337:count_usedw|                                                                                          ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw                                                                                                                                                                                    ; cntr_337                                             ; work          ;
;                      |altsyncram_dtn1:FIFOram|                                                                                          ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram                                                                                                                                                                                                         ; altsyncram_dtn1                                      ; work          ;
;                      |cntr_n2b:rd_ptr_count|                                                                                            ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count                                                                                                                                                                                                           ; cntr_n2b                                             ; work          ;
;                      |cntr_n2b:wr_ptr|                                                                                                  ; 6 (6)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:wr_ptr                                                                                                                                                                                                                 ; cntr_n2b                                             ; work          ;
;       |nios2_control_led_pio:led_pio|                                                                                                   ; 12 (12)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_led_pio:led_pio                                                                                                                                                                                                                                                                                                                                                                                ; nios2_control_led_pio                                ; nios2_control ;
;       |nios2_control_mm_interconnect_0:mm_interconnect_0|                                                                               ; 584 (0)             ; 264 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                                                            ; nios2_control_mm_interconnect_0                      ; nios2_control ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|                                                                    ; 8 (8)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                                                  ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|                                                                      ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|                                                               ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                             ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|                                                                      ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                                                                                                                                                                                    ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|                                                                     ; 10 (10)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                                                                           ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|                                                                   ; 124 (124)           ; 82 (82)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                         ; 4 (0)               ; 12 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                       ; altera_avalon_st_handshake_clock_crosser             ; nios2_control ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 4 (4)               ; 12 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                              ; altera_avalon_st_clock_crosser                       ; nios2_control ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                         ; altera_std_synchronizer_nocut                        ; nios2_control ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                                                                             ; 3 (0)               ; 22 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                           ; altera_avalon_st_handshake_clock_crosser             ; nios2_control ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                                                                  ; 3 (3)               ; 22 (18)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                  ; altera_avalon_st_clock_crosser                       ; nios2_control ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                   ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                                                                                                                                             ; altera_std_synchronizer_nocut                        ; nios2_control ;
;          |altera_merlin_master_agent:nios2_cpu_data_master_agent|                                                                       ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                           ; nios2_control ;
;          |altera_merlin_slave_agent:altpll_0_pll_slave_agent|                                                                           ; 3 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                                                                                                                                                                                         ; altera_merlin_slave_agent                            ; nios2_control ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                                                             ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                           ; altera_merlin_burst_uncompressor                     ; nios2_control ;
;          |altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|                                                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                                                                                                                                                                                  ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_agent:slow_periph_bridge_s0_agent|                                                                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent                                                                                                                                                                                                                                                                                                      ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_translator:altpll_0_pll_slave_translator|                                                                 ; 1 (1)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|                                                          ; 1 (1)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                                                                                                                                                                                        ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:onchip_flash_0_csr_translator|                                                                 ; 6 (6)               ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                                                                                                                                                                               ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                                                                      ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter|                                                                  ; 20 (20)             ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter                                                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                        ; nios2_control ;
;          |altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|                                                           ; 9 (9)               ; 6 (6)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter                                                                                                                                                                                                                                                                                         ; altera_merlin_traffic_limiter                        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_demux:cmd_demux|                                                                          ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                        ; nios2_control_mm_interconnect_0_cmd_demux            ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                                                                  ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                                                ; nios2_control_mm_interconnect_0_cmd_demux_001        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|                                                                      ; 24 (20)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                                                                                                                                                                                    ; nios2_control_mm_interconnect_0_cmd_mux_001          ; nios2_control ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                             ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|                                                                      ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                                                                                                                                                                                    ; nios2_control_mm_interconnect_0_cmd_mux_001          ; nios2_control ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                             ; nios2_control ;
;          |nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|                                                                      ; 54 (50)             ; 5 (3)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                                                                                                                                                                                    ; nios2_control_mm_interconnect_0_cmd_mux_001          ; nios2_control ;
;             |altera_merlin_arbitrator:arb|                                                                                              ; 4 (4)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                       ; altera_merlin_arbitrator                             ; nios2_control ;
;          |nios2_control_mm_interconnect_0_router:router|                                                                                ; 21 (21)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                                              ; nios2_control_mm_interconnect_0_router               ; nios2_control ;
;          |nios2_control_mm_interconnect_0_router_001:router_001|                                                                        ; 7 (7)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                                                      ; nios2_control_mm_interconnect_0_router_001           ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                                                ; nios2_control_mm_interconnect_0_rsp_demux_001        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_002|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                                                                                                                                                                                ; nios2_control_mm_interconnect_0_rsp_demux_001        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_005|                                                                  ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                                                                                                                                                                                ; nios2_control_mm_interconnect_0_rsp_demux_001        ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|                                                                              ; 100 (100)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                            ; nios2_control_mm_interconnect_0_rsp_mux              ; nios2_control ;
;          |nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                                                                      ; 65 (65)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                                                    ; nios2_control_mm_interconnect_0_rsp_mux_001          ; nios2_control ;
;       |nios2_control_mm_interconnect_1:mm_interconnect_1|                                                                               ; 141 (0)             ; 93 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                                                            ; nios2_control_mm_interconnect_1                      ; nios2_control ;
;          |altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|                                                                           ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|                                                           ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                         ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|                                                                              ; 4 (4)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|                                                                     ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                                                   ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|                                                                              ; 5 (5)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                                            ; altera_avalon_sc_fifo                                ; nios2_control ;
;          |altera_merlin_master_agent:slow_periph_bridge_m0_agent|                                                                       ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent                                                                                                                                                                                                                                                                                                     ; altera_merlin_master_agent                           ; nios2_control ;
;          |altera_merlin_slave_agent:button_pio_s1_agent|                                                                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_agent:led_pio_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_agent:timer_0_s1_agent|                                                                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                                                                                                                                                                                 ; altera_merlin_slave_agent                            ; nios2_control ;
;          |altera_merlin_slave_translator:button_pio_s1_translator|                                                                      ; 7 (7)               ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|                                                      ; 11 (11)             ; 23 (23)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                                                                                                                                                                                    ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:led_pio_s1_translator|                                                                         ; 7 (7)               ; 11 (11)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:sysid_control_slave_translator|                                                                ; 8 (8)               ; 4 (4)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                                                                                                                                                                              ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_slave_translator:timer_0_s1_translator|                                                                         ; 6 (6)               ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                                                                                                                                                                                       ; altera_merlin_slave_translator                       ; nios2_control ;
;          |altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter|                                                                  ; 15 (15)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter                                                                                                                                                                                                                                                                                                ; altera_merlin_traffic_limiter                        ; nios2_control ;
;          |nios2_control_mm_interconnect_1_cmd_demux:cmd_demux|                                                                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                                                        ; nios2_control_mm_interconnect_1_cmd_demux            ; nios2_control ;
;          |nios2_control_mm_interconnect_1_router:router|                                                                                ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                                              ; nios2_control_mm_interconnect_1_router               ; nios2_control ;
;          |nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|                                                                              ; 43 (43)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                                                            ; nios2_control_mm_interconnect_1_rsp_mux              ; nios2_control ;
;       |nios2_control_nios2_cpu:nios2_cpu|                                                                                               ; 2275 (0)            ; 1724 (0)                  ; 45824       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu                                                                                                                                                                                                                                                                                                                                                                            ; nios2_control_nios2_cpu                              ; nios2_control ;
;          |nios2_control_nios2_cpu_cpu:cpu|                                                                                              ; 2275 (1805)         ; 1724 (1304)               ; 45824       ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu                                                                                                                                                                                                                                                                                                                                            ; nios2_control_nios2_cpu_cpu                          ; nios2_control ;
;             |altera_nios2_gen2_rtl_module:the_nios2_rtl|                                                                                ; 76 (76)             ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                                                                                                                                                                                 ; altera_nios2_gen2_rtl_module                         ; nios2_control ;
;             |nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|                                                    ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht                                                                                                                                                                                                                                                                     ; nios2_control_nios2_cpu_cpu_bht_module               ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                           ; altsyncram                                           ; work          ;
;                   |altsyncram_vhc1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 512         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated                                                                                                                                                                                                            ; altsyncram_vhc1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|                                            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data                                                                                                                                                                                                                                                             ; nios2_control_nios2_cpu_cpu_dc_data_module           ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                           ; work          ;
;                   |altsyncram_aoe1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated                                                                                                                                                                                                    ; altsyncram_aoe1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|                                              ; 0 (0)               ; 0 (0)                     ; 832         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag                                                                                                                                                                                                                                                               ; nios2_control_nios2_cpu_cpu_dc_tag_module            ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 832         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                           ; work          ;
;                   |altsyncram_ftb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 832         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ftb1:auto_generated                                                                                                                                                                                                      ; altsyncram_ftb1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|                                        ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim                                                                                                                                                                                                                                                         ; nios2_control_nios2_cpu_cpu_dc_victim_module         ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                               ; altsyncram                                           ; work          ;
;                   |altsyncram_hec1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 256         ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated                                                                                                                                                                                                ; altsyncram_hec1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|                                            ; 2 (0)               ; 1 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data                                                                                                                                                                                                                                                             ; nios2_control_nios2_cpu_cpu_ic_data_module           ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 2 (0)               ; 1 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                   ; altsyncram                                           ; work          ;
;                   |altsyncram_koc1:auto_generated|                                                                                      ; 2 (2)               ; 1 (1)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated                                                                                                                                                                                                    ; altsyncram_koc1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|                                              ; 0 (0)               ; 0 (0)                     ; 1216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag                                                                                                                                                                                                                                                               ; nios2_control_nios2_cpu_cpu_ic_tag_module            ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                     ; altsyncram                                           ; work          ;
;                   |altsyncram_5ic1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1216        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated                                                                                                                                                                                                      ; altsyncram_5ic1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|                                           ; 0 (0)               ; 64 (0)                    ; 0           ; 0          ; 6            ; 0       ; 3         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell                                                                                                                                                                                                                                                            ; nios2_control_nios2_cpu_cpu_mult_cell                ; nios2_control ;
;                |altera_mult_add:the_altmult_add_p1|                                                                                     ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1                                                                                                                                                                                                                         ; altera_mult_add                                      ; work          ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                     ; altera_mult_add_bbo2                                 ; work          ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                  ; work          ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 32 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                              ; work          ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                                ; work          ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                    ; lpm_mult                                             ; work          ;
;                               |mult_9401:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9401:auto_generated                                                           ; mult_9401                                            ; work          ;
;                |altera_mult_add:the_altmult_add_p2|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2                                                                                                                                                                                                                         ; altera_mult_add                                      ; work          ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                     ; altera_mult_add_bbo2                                 ; work          ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                  ; work          ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                              ; work          ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                                ; work          ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                    ; lpm_mult                                             ; work          ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                           ; mult_9b01                                            ; work          ;
;                |altera_mult_add:the_altmult_add_p3|                                                                                     ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3                                                                                                                                                                                                                         ; altera_mult_add                                      ; work          ;
;                   |altera_mult_add_bbo2:auto_generated|                                                                                 ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated                                                                                                                                                                                     ; altera_mult_add_bbo2                                 ; work          ;
;                      |altera_mult_add_rtl:altera_mult_add_rtl1|                                                                         ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1                                                                                                                                            ; altera_mult_add_rtl                                  ; work          ;
;                         |ama_multiplier_function:multiplier_block|                                                                      ; 0 (0)               ; 16 (0)                    ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block                                                                                                   ; ama_multiplier_function                              ; work          ;
;                            |ama_register_function:multiplier_register_block_0|                                                          ; 0 (0)               ; 16 (16)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0                                                 ; ama_register_function                                ; work          ;
;                            |lpm_mult:Mult0|                                                                                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0                                                                                    ; lpm_mult                                             ; work          ;
;                               |mult_9b01:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0|mult_9b01:auto_generated                                                           ; mult_9b01                                            ; work          ;
;             |nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|                                           ; 392 (37)            ; 347 (80)                  ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci                                                                                                                                                                                                                                                            ; nios2_control_nios2_cpu_cpu_nios2_oci                ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|                    ; 114 (0)             ; 98 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper                                                                                                                                                        ; nios2_control_nios2_cpu_cpu_debug_slave_wrapper      ; nios2_control ;
;                   |nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|                   ; 7 (7)               ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk                                                      ; nios2_control_nios2_cpu_cpu_debug_slave_sysclk       ; nios2_control ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer4|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ; altera_std_synchronizer                              ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer5|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ; altera_std_synchronizer                              ; work          ;
;                   |nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|                         ; 103 (103)           ; 49 (45)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck                                                            ; nios2_control_nios2_cpu_cpu_debug_slave_tck          ; nios2_control ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer2|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2       ; altera_std_synchronizer                              ; work          ;
;                      |altera_std_synchronizer:the_altera_std_synchronizer3|                                                             ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3       ; altera_std_synchronizer                              ; work          ;
;                   |sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy|                                                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy                                                                                     ; sld_virtual_jtag_basic                               ; work          ;
;                |nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|                          ; 10 (10)             ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg                                                                                                                                                              ; nios2_control_nios2_cpu_cpu_nios2_avalon_reg         ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|                            ; 64 (64)             ; 88 (88)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break                                                                                                                                                                ; nios2_control_nios2_cpu_cpu_nios2_oci_break          ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|                            ; 8 (8)               ; 11 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug                                                                                                                                                                ; nios2_control_nios2_cpu_cpu_nios2_oci_debug          ; nios2_control ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                           ; altera_std_synchronizer                              ; work          ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                 ; 0 (0)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                            ; altera_std_synchronizer                              ; work          ;
;                |nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im|                                  ; 8 (8)               ; 8 (8)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im                                                                                                                                                                      ; nios2_control_nios2_cpu_cpu_nios2_oci_im             ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace|                          ; 1 (1)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace                                                                                                                                                              ; nios2_control_nios2_cpu_cpu_nios2_oci_itrace         ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk|                              ; 35 (35)             ; 7 (7)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk                                                                                                                                                                  ; nios2_control_nios2_cpu_cpu_nios2_oci_xbrk           ; nios2_control ;
;                |nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|                                  ; 115 (115)           ; 49 (49)                   ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem                                                                                                                                                                      ; nios2_control_nios2_cpu_cpu_nios2_ocimem             ; nios2_control ;
;                   |nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|                          ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram                                                                           ; nios2_control_nios2_cpu_cpu_ociram_sp_ram_module     ; nios2_control ;
;                      |altsyncram:the_altsyncram|                                                                                        ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram                                                 ; altsyncram                                           ; work          ;
;                         |altsyncram_0n61:auto_generated|                                                                                ; 0 (0)               ; 0 (0)                     ; 8192        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated                  ; altsyncram_0n61                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a                                                                                                                                                                                                                                             ; nios2_control_nios2_cpu_cpu_register_bank_a_module   ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                           ; work          ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                    ; altsyncram_5tb1                                      ; work          ;
;             |nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|                            ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b                                                                                                                                                                                                                                             ; nios2_control_nios2_cpu_cpu_register_bank_b_module   ; nios2_control ;
;                |altsyncram:the_altsyncram|                                                                                              ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                   ; altsyncram                                           ; work          ;
;                   |altsyncram_5tb1:auto_generated|                                                                                      ; 0 (0)               ; 0 (0)                     ; 1024        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated                                                                                                                                                                                    ; altsyncram_5tb1                                      ; work          ;
;       |nios2_control_onchip_ram:onchip_ram|                                                                                             ; 1 (1)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_onchip_ram:onchip_ram                                                                                                                                                                                                                                                                                                                                                                          ; nios2_control_onchip_ram                             ; nios2_control ;
;          |altsyncram:the_altsyncram|                                                                                                    ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                ; altsyncram                                           ; work          ;
;             |altsyncram_skc1:auto_generated|                                                                                            ; 0 (0)               ; 0 (0)                     ; 32768       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated                                                                                                                                                                                                                                                                                                                 ; altsyncram_skc1                                      ; work          ;
;       |nios2_control_timer_0:timer_0|                                                                                                   ; 133 (133)           ; 120 (120)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|nios2_control:u0|nios2_control_timer_0:timer_0                                                                                                                                                                                                                                                                                                                                                                                ; nios2_control_timer_0                                ; nios2_control ;
;    |pzdyqx:nabboc|                                                                                                                      ; 121 (0)             ; 75 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                                                                                 ; pzdyqx                                               ; work          ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 121 (13)            ; 75 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                                                                                    ; pzdyqx_impl                                          ; work          ;
;          |FLAU0828:TXTL3573|                                                                                                            ; 13 (13)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|FLAU0828:TXTL3573                                                                                                                                                                                                                                                                                                                                                                  ; FLAU0828                                             ; work          ;
;          |YMSB9588:MMMV8756|                                                                                                            ; 23 (23)             ; 9 (9)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756                                                                                                                                                                                                                                                                                                                                                                  ; YMSB9588                                             ; work          ;
;          |YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1|                                                                ; 53 (23)             ; 28 (8)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1                                                                                                                                                                                                                                                                                                                      ; YPHP7743                                             ; work          ;
;             |ZNZS8187:LSFF6823|                                                                                                         ; 30 (30)             ; 20 (20)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YPHP7743:\cycloneiii_BVXN3148_gen_0:cycloneiii_BVXN3148_gen_1|ZNZS8187:LSFF6823                                                                                                                                                                                                                                                                                                    ; ZNZS8187                                             ; work          ;
;          |ZNZS8187:WGSH7730|                                                                                                            ; 18 (18)             ; 13 (13)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:WGSH7730                                                                                                                                                                                                                                                                                                                                                                  ; ZNZS8187                                             ; work          ;
;          |ZNZS8187:\YLGA4710:WSQP7430|                                                                                                  ; 1 (1)               ; 2 (2)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|ZNZS8187:\YLGA4710:WSQP7430                                                                                                                                                                                                                                                                                                                                                        ; ZNZS8187                                             ; work          ;
;    |sld_hub:auto_hub|                                                                                                                   ; 164 (1)             ; 89 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                              ; sld_hub                                              ; altera_sld    ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 163 (0)             ; 89 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                                              ; alt_sld_fab_with_jtag_input                          ; altera_sld    ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 163 (0)             ; 89 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                                           ; alt_sld_fab                                          ; alt_sld_fab   ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 163 (1)             ; 89 (7)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                                       ; alt_sld_fab_alt_sld_fab                              ; alt_sld_fab   ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 162 (0)             ; 82 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                                           ; alt_sld_fab_alt_sld_fab_sldfabric                    ; alt_sld_fab   ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 162 (116)           ; 82 (53)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                              ; sld_jtag_hub                                         ; work          ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 28 (28)             ; 10 (10)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                                                      ; sld_rom_sr                                           ; work          ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)             ; 19 (19)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                                                    ; sld_shadow_jsm                                       ; altera_sld    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                    ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 8            ; 23           ; 8            ; 23           ; 184   ; None ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_iac1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; 32           ; 27           ; 32           ; 27           ; 864   ; None ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram|ALTSYNCRAM                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512   ; None ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; 256          ; 2            ; 256          ; 2            ; 512   ; None ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ftb1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 13           ; 64           ; 13           ; 832   ; None ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated|ALTSYNCRAM                                                                                                                                                                               ; AUTO ; Simple Dual Port ; 8            ; 32           ; 8            ; 32           ; 256   ; None ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 512          ; 32           ; 512          ; 32           ; 16384 ; None ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated|ALTSYNCRAM                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; 64           ; 19           ; 64           ; 19           ; 1216  ; None ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated|ALTSYNCRAM ; AUTO ; Single Port      ; 256          ; 32           ; --           ; --           ; 8192  ; None ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated|ALTSYNCRAM                                                                                                                                                                   ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024  ; None ;
; nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                ; AUTO ; Single Port      ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 2           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Vendor ; IP Core Name                                ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                       ; IP Include File    ;
+--------+---------------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                    ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                    ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                    ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                    ;
; Altera ; Signal Tap                                  ; N/A     ; N/A          ; Licensed      ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                    ;
; N/A    ; Qsys                                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0                                                                                                                                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altpll                                      ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_altpll_0:altpll_0                                                                                                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altera_avalon_pio                           ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_button_pio:button_pio                                                                                                                                                                                                                ; nios2_control.qsys ;
; Altera ; altera_irq_mapper                           ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_irq_mapper:irq_mapper                                                                                                                                                                                                                ; nios2_control.qsys ;
; Altera ; altera_irq_clock_crosser                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_irq_clock_crosser                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_irq_clock_crosser                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002                                                                                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_avalon_jtag_uart                     ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0                                                                                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_avalon_pio                           ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_led_pio:led_pio                                                                                                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_mm_interconnect                      ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent                                                                                                                                               ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo                                                                                                                                        ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator                                                                                                                                     ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                          ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                          ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                          ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                          ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                          ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                 ; nios2_control.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                             ; nios2_control.qsys ;
; Altera ; altera_merlin_master_agent                  ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent                                                                                                                                           ; nios2_control.qsys ;
; Altera ; altera_merlin_traffic_limiter               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_merlin_master_translator             ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator                                                                                                                                 ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent                                                                                                                                        ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo                                                                                                                                   ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_master_agent                  ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altera_merlin_traffic_limiter               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter                                                                                                                               ; nios2_control.qsys ;
; Altera ; altera_merlin_master_translator             ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent                                                                                                                                               ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator                                                                                                                                     ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo                                                                                                                                         ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                                                               ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router                                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_002                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_003                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_004                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_005                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_006                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_007                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_002                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_005                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo                                                                                                                                       ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slow_periph_bridge_s0_translator                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_mm_interconnect                      ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                              ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                            ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                          ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                          ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                          ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; nios2_control.qsys ;
; Altera ; altera_avalon_st_adapter                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                          ; nios2_control.qsys ;
; Altera ; error_adapter                               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                        ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent                                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo                                                                                                                                               ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo                                                                                                                               ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent                                                                                                                                                       ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator                                                                                                                                             ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router                                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_001                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_002                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_003                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_004                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_router                        ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_005                                                                                                                                            ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_demultiplexer                 ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_merlin_multiplexer                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_merlin_master_agent                  ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent                                                                                                                                           ; nios2_control.qsys ;
; Altera ; altera_merlin_traffic_limiter               ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter                                                                                                                                      ; nios2_control.qsys ;
; Altera ; altera_merlin_master_translator             ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:slow_periph_bridge_m0_translator                                                                                                                                 ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent                                                                                                                                              ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo                                                                                                                                         ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator                                                                                                                                    ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_agent                   ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent                                                                                                                                                       ; nios2_control.qsys ;
; Altera ; altera_avalon_sc_fifo                       ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_merlin_slave_translator              ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator                                                                                                                                             ; nios2_control.qsys ;
; Altera ; altera_nios2_gen2                           ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu                                                                                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; altera_nios2_gen2_unit                      ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu                                                                                                                                                                                  ; nios2_control.qsys ;
; Altera ; Nios II Embedded Processor Encrypted output ; N/A     ; N/A          ; OpenCore Plus ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl                                                                                                                                       ;                    ;
; Altera ; altera_onchip_flash                         ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0                                                                                                                                                                                                                 ; nios2_control.qsys ;
; Altera ; 6AF7_FFFF                                   ; N/A     ; N/A          ; Licensed      ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block                                                                                                                                                             ;                    ;
; Altera ; altera_avalon_onchip_memory2                ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_onchip_ram:onchip_ram                                                                                                                                                                                                                ; nios2_control.qsys ;
; Altera ; altera_reset_controller                     ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                             ; nios2_control.qsys ;
; Altera ; altera_reset_controller                     ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                         ; nios2_control.qsys ;
; Altera ; altera_reset_controller                     ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                         ; nios2_control.qsys ;
; Altera ; altera_avalon_mm_clock_crossing_bridge      ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge                                                                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_avalon_sysid_qsys                    ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_sysid:sysid                                                                                                                                                                                                                          ; nios2_control.qsys ;
; Altera ; altera_avalon_timer                         ; 22.1    ; N/A          ; N/A           ; |qsys_control_top|nios2_control:u0|nios2_control_timer_0:timer_0                                                                                                                                                                                                                      ; nios2_control.qsys ;
+--------+---------------------------------------------+---------+--------------+---------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state      ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+------------------------------------------+
; Name                                         ; avmm_read_valid_state.READ_VALID_IDLE ; avmm_read_valid_state.READ_VALID_PRE_READING ; avmm_read_valid_state.READ_VALID_READING ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+------------------------------------------+
; avmm_read_valid_state.READ_VALID_IDLE        ; 0                                     ; 0                                            ; 0                                        ;
; avmm_read_valid_state.READ_VALID_READING     ; 1                                     ; 0                                            ; 1                                        ;
; avmm_read_valid_state.READ_VALID_PRE_READING ; 1                                     ; 1                                            ; 0                                        ;
+----------------------------------------------+---------------------------------------+----------------------------------------------+------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state                                                                                                                  ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; Name                           ; read_state.READ_STATE_PULSE_SE ; read_state.READ_STATE_CLEAR ; read_state.READ_STATE_FINAL ; read_state.READ_STATE_READY ; read_state.READ_STATE_DUMMY ; read_state.READ_STATE_SETUP ; read_state.READ_STATE_ADDR ; read_state.READ_STATE_IDLE ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+
; read_state.READ_STATE_IDLE     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 0                          ;
; read_state.READ_STATE_ADDR     ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 1                          ; 1                          ;
; read_state.READ_STATE_SETUP    ; 0                              ; 0                           ; 0                           ; 0                           ; 0                           ; 1                           ; 0                          ; 1                          ;
; read_state.READ_STATE_DUMMY    ; 0                              ; 0                           ; 0                           ; 0                           ; 1                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_READY    ; 0                              ; 0                           ; 0                           ; 1                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_FINAL    ; 0                              ; 0                           ; 1                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_CLEAR    ; 0                              ; 1                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
; read_state.READ_STATE_PULSE_SE ; 1                              ; 0                           ; 0                           ; 0                           ; 0                           ; 0                           ; 0                          ; 1                          ;
+--------------------------------+--------------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                         ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+
; Name                              ; erase_state.ERASE_STATE_ERROR ; erase_state.ERASE_STATE_RESET ; erase_state.ERASE_STATE_WAIT_DONE ; erase_state.ERASE_STATE_WAIT_BUSY ; erase_state.ERASE_STATE_ADDR ; erase_state.ERASE_STATE_IDLE ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+
; erase_state.ERASE_STATE_IDLE      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                            ; 0                            ;
; erase_state.ERASE_STATE_ADDR      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                            ; 1                            ;
; erase_state.ERASE_STATE_WAIT_BUSY ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                            ; 1                            ;
; erase_state.ERASE_STATE_WAIT_DONE ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                            ; 1                            ;
; erase_state.ERASE_STATE_RESET     ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                            ; 1                            ;
; erase_state.ERASE_STATE_ERROR     ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                            ; 1                            ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+------------------------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                         ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+
; Name                              ; write_state.WRITE_STATE_ERROR ; write_state.WRITE_STATE_RESET ; write_state.WRITE_STATE_WAIT_DONE ; write_state.WRITE_STATE_WAIT_BUSY ; write_state.WRITE_STATE_WRITE ; write_state.WRITE_STATE_ADDR ; write_state.WRITE_STATE_IDLE ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+
; write_state.WRITE_STATE_IDLE      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 0                            ;
; write_state.WRITE_STATE_ADDR      ; 0                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 1                            ; 1                            ;
; write_state.WRITE_STATE_WRITE     ; 0                             ; 0                             ; 0                                 ; 0                                 ; 1                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_WAIT_BUSY ; 0                             ; 0                             ; 0                                 ; 1                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_WAIT_DONE ; 0                             ; 0                             ; 1                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_RESET     ; 0                             ; 1                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
; write_state.WRITE_STATE_ERROR     ; 1                             ; 0                             ; 0                                 ; 0                                 ; 0                             ; 0                            ; 1                            ;
+-----------------------------------+-------------------------------+-------------------------------+-----------------------------------+-----------------------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                                                                                                                                                                                                                         ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[0]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|ir_out[0]                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|ir_out[1]                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[1]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|DRsize[1]                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|DRsize[0]                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|DRsize[2]                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0]       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|trigbrktype                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace|trc_on                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0]       ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|dreg[0]                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|dreg[0]                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|waitrequest                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|jtag_break                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|resetrequest                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rvalid                                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                                                                                        ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[2]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[0]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[0]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im|trc_wrap                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1        ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1        ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear|din_s1                                                                                                                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy|din_s1                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                 ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|jtag_ram_access                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[21]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[20]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|ir[0]                                                        ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|ir[1]                                                        ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|enable_action_strobe                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[35]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[34]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[22]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[1]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[3]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[1]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im|trc_im_addr[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[33]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[0]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[32]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[0]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[36]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[37]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd_d1                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[3]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|jtag_rd_d1                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[10]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[9]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[8]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[17]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[19]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[18]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[21]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[20]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jxuir                                                        ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[35]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[34]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl0[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl0[4]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl0[5]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|trigger_state                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl1[0]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl1[4]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl1[5]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|dreg[0]                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[22]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|read_req                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[1]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[4]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[2]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[2]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im|trc_im_addr[1]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[4]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[33]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[32]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[36]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[37]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[28]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[27]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[26]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|jtag_ram_rd                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[25]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[31]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[30]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[29]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[17]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[19]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[18]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[20]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[20]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|sync2_e1dr                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[19]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[19]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|sync2_uir                                                    ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|dreg[0] ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|monitor_error                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[2]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[3]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[4]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[5]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[6]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[7]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[8]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[9]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[10]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[11]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[12]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[13]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[14]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[15]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[16]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[17]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[18]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[19]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[20]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk0[21]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[2]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[3]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[4]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[5]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[6]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[7]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[8]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[9]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[10]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[11]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[12]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[13]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[14]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[15]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[16]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[17]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[18]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[19]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[20]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk1[21]                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                                                                                                                                                                                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u|din_s1                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[23]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[21]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[21]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|read                                                                                                                                                                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[3]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[5]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[3]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im|trc_im_addr[2]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[2]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[5]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|resetlatch                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[31]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[31]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[28]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[27]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[26]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[25]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                                    ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[31]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[30]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[29]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[16]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[16]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[18]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[18]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[17]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[17]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[23]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5|din_s1  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[6]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[7]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[8]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[9]                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[10]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[11]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[12]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[13]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[14]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[15]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[16]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[24]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[22]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[22]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|jdo[24]                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|write_valid                                                                                                                                                                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[6]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[4]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[4]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im|trc_im_addr[3]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[27]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[27]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[26]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[26]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[25]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[25]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[24]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[24]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[30]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[30]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[29]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[29]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[28]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[28]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|vs_e1dr_d1                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|vs_uir_d1                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[7]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[8]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[9]                                                              ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[10]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[11]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[12]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[13]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[14]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[15]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[16]                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl0[7]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl1[7]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl0[6]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|xbrk_ctrl1[6]                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[23]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[23]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|write                                                                                                                                                                                                                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[5]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[5]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im|trc_im_addr[4]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                     ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|monitor_go                                                                                                                                                             ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[6]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[6]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im|trc_im_addr[5]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[7]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[7]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im|trc_im_addr[6]                                                                                                                                                               ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[8]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[8]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[9]                                                                                                                                                                   ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[9]                                                                                                                                                       ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[10]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[10]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[11]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[11]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[12]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[13]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[13]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[14]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[14]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[15]                                                                                                                                                                  ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[15]                                                                                                                                                      ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0]                                                                                                           ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[7]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[6]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[5]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[4]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[3]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1                                                                                                            ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[1]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                                                                                          ; yes                                                              ; yes                                        ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                                                                                                         ; yes                                                              ; yes                                        ;
; Total number of protected registers is 354                                                                                                                                                                                                                                                                                                                                                                                            ;                                                                  ;                                            ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                    ; Reason for Removal                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|av_readdata_pre[8..31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|av_chipselect_pre                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[0,2,4,7,8,12,18,22,23,25,27,28,31]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_readdata_pre[11,23..31]                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|av_chipselect_pre                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58,64,65,67..69,82..84]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58,64,65,67..69,82..84]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|locked[0,1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|locked[0,1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|locked[0,1]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2..31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|is_sector3_writable_reg                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_iw_corrupt                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_pc[0..19]                                                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_exc_crst_active                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[0..31]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[3..31]                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[22..31]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_ld_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_ctrl_ld_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_st_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_ctrl_ld_st_ex                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_goto1          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_goto0          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[4..31]                                                                                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4..31]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][84]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][83]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][82]                                                                                                                                         ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][83]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][82]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_exc_wr_sstatus                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[23,25,27,28,31]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[23,25,27,28,31]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][84]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][83]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][82]                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                             ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_input_reg[1..3]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_exception_reg_cause[3,4]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_mul_s1[16]                                                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[3]  ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4]  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[4]  ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5]  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[5]  ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[6]  ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[7]  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[7]  ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[8]  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[8]  ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[9]  ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[9]  ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[10] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[10] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[11] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[11] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[12] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[12] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[13] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[13] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[14] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[14] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[15] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[15] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[16] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[16] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[17] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[17] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[18] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[18] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[19] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[19] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[20] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[20] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[21] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[21] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[22] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[23] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[23] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[24] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[24] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[25] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[25] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[26] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[26] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[27] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[27] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[28] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[28] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[29] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[29] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[30] ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[30] ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[31] ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                    ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                    ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][48]                                                                                                                                                    ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][54]                                                                                                                                                    ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][54]                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][48]                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[1,3,5,6,9..11,13..17,19..21,24,26,29]                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                                                                                                                             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][66]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][102]                                                                                                                                                ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][83]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][65]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][64]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][58]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][69]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][58]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][69]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][69]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][69]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][69]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][30]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][29]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][28]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][27]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][26]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][25]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][22]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][21]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][20]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][19]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][18]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][17]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][16]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][15]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][14]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][13]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][11]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][9]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][8]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][7]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][6]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][5]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][4]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][3]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][2]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][12]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][10]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][24]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][23]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][102]                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][64]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][58]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][65]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][66]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][102]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][83]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][68]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][65]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][67]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][64]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][69]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][58]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][66]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][102]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][64]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][68]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][65]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][67]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][58]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                            ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_badaddr_reg_baddr[0..20]                                                                                                                                                                    ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_badaddr_reg_baddr[21]                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent|hold_waitrequest                                                                                                                                       ; Merged with nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent|hold_waitrequest                                                                                                                                ; Merged with nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator|waitrequest_reset_override                                                                                                                ; Merged with nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|waitrequest_reset_override                                                                                                                       ; Merged with nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|waitrequest_reset_override                                                                                                                            ; Merged with nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                          ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|clr_break_line                                                                                                                                                                                ; Merged with nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|last_dest_id[1]                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|last_channel[0]                                                                                                                            ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg2                                                                                                                                                   ; Merged with nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg2                                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent|hold_waitrequest                                                                                                                                       ; Merged with nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|waitrequest_reset_override                                                                                                                            ; Merged with nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator|waitrequest_reset_override                                                                                                            ; Merged with nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|waitrequest_reset_override                                                                                                                      ; Merged with nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|waitrequest_reset_override                                                                                                                               ; Merged with nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][64]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][58]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][65]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][58]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][67]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][58]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][68]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][58]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][69]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][58]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][83]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][58]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][84]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][58]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][64]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][65]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][83]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][84]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][64]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][65]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][67]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][68]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][69]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][66]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][102]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][66]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][102]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][66]                                                                                                                                     ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][102]                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][66]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][102]                                                                                                                                                ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|last_dest_id[2]                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter|last_channel[2]                                                                                                                            ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|reset_n_reg1                                                                                                                                                   ; Merged with nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|av_readdata_pre[28,29]                                                                                                                           ; Merged with nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|reset_n_reg1                                                                                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter|last_dest_id[2]                                                                                                                                   ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter|last_channel[4]                                                                                                                                   ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][54]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][55]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                    ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                    ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                 ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][54]                                                                                                                                                    ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][55]                                                                                                                                                    ; Merged with nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_ctrl_jmp_direct                                                                                                                                                                             ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_ctrl_a_not_src                                                                                                                                                                              ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_ctrl_b_not_src                                                                                                                                                                              ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_ctrl_b_is_dst                                                                                                                                                                               ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][64]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][65]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                            ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[5..9,11..21]                                                                                                                                                             ; Merged with nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                      ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][11]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][12]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][13]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][14]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][15]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][16]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][17]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][18]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][19]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][20]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][21]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][22]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][23]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][24]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][25]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][26]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][27]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][28]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][29]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][2]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][30]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][31]                                                                                                                                          ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][3]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][4]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][5]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][6]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][7]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][8]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][9]                                                                                                                                           ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][64]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][65]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][67]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][68]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][69]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][58]                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][66]                                                                                                                                         ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][102]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][64]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][65]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][67]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][68]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][69]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][58]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][66]                                                                                                                                        ; Merged with nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][102]                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][69]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_badaddr_reg_baddr[21]                                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][48]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][48]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][58]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58]                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][58]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][58]                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2..31]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2..31]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][58]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][58]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..6]                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][56]                                                                                                                                                    ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                           ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][56]                                                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                                                                                 ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][66]                                                                                                                                            ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                        ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[39]                                                                                                                                               ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20..22]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21,22]                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][101]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][101]                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][101]                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][101]                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][101]                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][101]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[17..19]                                                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~7                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~8                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_state~9                                                                                                                                                   ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~6                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~7                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state~8                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~5                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~6                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state~7                                                                                                                                                  ; Lost fanout                                                                                                                                                                                                                                                                                  ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|read_ctrl_count[2]                                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                                                       ;
; Total Number of Removed Registers = 1247                                                                                                                                                                                                                                         ;                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                 ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                                                                                                                  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][83]                                                                                                                                      ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][83],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][83],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][83],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][83],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][83],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][83],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][83],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][83],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][83],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][83],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][83]                                                                                                                               ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][84]                                                                                                                                      ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][84],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][84],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][84],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][84],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][84],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][84],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][84],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][84],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][84],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][84],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][84]                                                                                                                               ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][82]                                                                                                                                      ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][82],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][82],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][82],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][82],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][82],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][82],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][82],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][82],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][82],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][82],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][82]                                                                                                                               ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][69]                                                                                                                                     ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][58],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][58],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][58],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][58],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][58],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][58],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][58],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][58],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][58],                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][58]                                                                                                                                ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[40][101]                                                                                                                                    ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[39][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[38][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[37][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[36][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[35][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[34][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[33][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[32][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[31][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[30][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[29][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[28][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[27][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[26][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[25][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[24][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[23][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[22][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[21][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[20][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[19][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[18][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[17][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[16][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[15][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[14][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[13][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[12][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[11][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[10][101],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[9][101],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[8][101],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[7][101],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[6][101],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[5][101],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[4][101],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[3][101],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[2][101],                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[1][101]                                                                                                                               ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58],                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][58],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][84]                                                                                                                                        ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][58],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                  ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][58],                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                            ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                            ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                            ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                            ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                            ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                            ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][84]                                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][58],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][69]                                                                                                                                         ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][58],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                   ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem[0][58]                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                 ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][55]                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][48],                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][55]                                                                                                                                        ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][48],                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                   ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                 ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                           ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                           ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                           ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                            ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                        ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][55]                                                                                                                                                 ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][48],                                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                                                           ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                                                           ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                                                           ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                                                                            ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[20]                                                                                                                                    ; Stuck at GND              ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[21],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[22],                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[17],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[18],                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[19]                                                                                                                              ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[31]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[1][31],                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[10]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo|mem[0][10],                                                                                                                                ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                                                                                    ;
;                                                                                                                                                                                                                                                                               ;                           ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[21]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                    ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[24]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[24],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[24]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[23]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[23],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[23]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69],                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                   ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[22]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[22],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[22]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_st_ex                                                                                                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_st_ex,                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_ctrl_st_ex                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[2]                                                                                                                            ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                     ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[10]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[10],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[10]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[30]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[29]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[28]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[27]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[26]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[25]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[24]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[23]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[22]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[20]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[19]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[18]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[17]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[16]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[15]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[14]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[13]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[12]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[11]                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                                                                                    ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]                                                                                    ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[9]                                                                                                                            ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[8]                                                                                                                            ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[7]                                                                                                                            ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[6]                                                                                                                            ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[5]                                                                                                                            ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[4]                                                                                                                            ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]                                                                                     ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|av_readdata_pre[3]                                                                                                                            ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                                                                     ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_ld_ex                                                                                                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_ld_ex,                                                                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_up_ex_mon_state                                                                                                                                                                    ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_exc_crst                                                                                                                                                                                 ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_exc_crst_active,                                                                                                                                                                   ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_badaddr_reg_baddr[21]                                                                                                                                                              ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_exc_ext_intr                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_exception_reg_cause[4],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_exception_reg_cause[3]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[31]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[31],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[31]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[30]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[30],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[30]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[29]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[29],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[29]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[28]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[28],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[28]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[27]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[27],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[27]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[26]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[26],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[26]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[25]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[25],                                                                                                                                                            ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[25]                                                                                                                                                             ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[83]                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[82]                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                                                                               ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[84]                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[21]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[21]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[20]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[20]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[19]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[19]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[18]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[18]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[17]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[17]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[16]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[16]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[15]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[15]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[14]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[14]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[13]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[13]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[12]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[12]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[27]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[27]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[26]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[26]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[25]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[25]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[24]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[24]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[23]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[23]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[22]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[22]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[21]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[21]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[20]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[20]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[19]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[19]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[18]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[18]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[17]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[17]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[16]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[16]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[15]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[15]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[14]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[14]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[13]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[13]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[12]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[12]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[11]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[11]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[10]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[10]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[9]                                                                                                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[9]                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[8]                                                                                                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[8]                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[7]                                                                                                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[7]                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[6]                                                                                                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[6]                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[5]                                                                                                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[5]                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[4]                                                                                                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[4]                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                 ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                 ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                 ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                              ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                              ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                              ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][69]                                                                                                                                                 ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][69]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                 ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][67]                                                                                                                                                 ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][67]                                                                                                                                           ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][69]                                                                                                                                        ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][69]                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                        ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][67]                                                                                                                                        ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][67]                                                                                                                                  ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][69]                                                                                                                              ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][69]                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][68]                                                                                                                              ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][68]                                                                                                                        ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][67]                                                                                                                              ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][67]                                                                                                                        ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[29]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[29]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[30]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[30]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[31]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[31]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][84]                                                                                                                                         ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][84]                                                                                                                                   ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][83]                                                                                                                                         ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][83]                                                                                                                                   ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[0][82]                                                                                                                                         ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo|mem[1][82]                                                                                                                                   ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][84]                                                                                                                                         ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][84]                                                                                                                                   ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][83]                                                                                                                                         ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][83]                                                                                                                                   ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][82]                                                                                                                                         ; Lost Fanouts              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][82]                                                                                                                                   ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[23]                                                                                                                                            ; Stuck at GND              ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[23]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[25]                                                                                                                                            ; Stuck at GND              ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[25]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[27]                                                                                                                                            ; Stuck at GND              ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[27]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[28]                                                                                                                                            ; Stuck at GND              ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[28]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[31]                                                                                                                                            ; Stuck at GND              ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|out_payload[31]                                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break_pulse ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk|dbrk_break ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_intr_inst                                                                                                                                                                           ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_intr_inst                                                                                                                                                                     ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_ld_st_ex                                                                                                                                                                            ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_ld_st_ex                                                                                                                                                                      ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_ctrl_br_always_pred_taken                                                                                                                                                                ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_ctrl_br_always_pred_taken                                                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[3]                                                                                                                                                                       ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[3]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[4]                                                                                                                                                                       ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[4]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_button_pio:button_pio|readdata[28]                                                                                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|av_readdata_pre[28]                                                                                                                          ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[5]                                                                                                                                                                       ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[5]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[6]                                                                                                                                                                       ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[6]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[7]                                                                                                                                                                       ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[7]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[8]                                                                                                                                                                       ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[8]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|out_payload[39]                                                                                                                                                     ; Lost Fanouts              ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[39]                                                                                                                                      ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[9]                                                                                                                                                                       ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[9]                                                                                                                                                              ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[1][86]                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo|mem[0][86]                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                        ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                 ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                              ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                        ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                 ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[1][101]                                                                                                                                        ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo|mem[0][101]                                                                                                                                  ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[1][101]                                                                                                                                       ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo|mem[0][101]                                                                                                                                 ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[1][101]                                                                                                                                 ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo|mem[0][101]                                                                                                                           ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][101]                                                                                                                                             ; Stuck at GND              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][101]                                                                                                                                       ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|W_cdsr_reg_status[11]                                                                                                                                                                      ; Stuck at GND              ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[11]                                                                                                                                                             ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count_zero_flag                                                                                                                              ; Stuck at VCC              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|share_count[0]                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count_zero_flag                                                                                                                              ; Stuck at VCC              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|share_count[0]                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count_zero_flag                                                                                                                              ; Stuck at VCC              ; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|share_count[0]                                                                                                                               ;
;                                                                                                                                                                                                                                                                               ; due to stuck port data_in ;                                                                                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2973  ;
; Number of registers using Synchronous Clear  ; 158   ;
; Number of registers using Synchronous Load   ; 254   ;
; Number of registers using Asynchronous Clear ; 2271  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1907  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                                                                                                                                                               ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|in_space_avail[5]                                                                                                                                                                                                     ; 1       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[0]                                                                                                                                                                                                                                                              ; 3       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[1]                                                                                                                                                                                                                                                              ; 3       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[2]                                                                                                                                                                                                                                                              ; 3       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[3]                                                                                                                                                                                                                                                              ; 3       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[4]                                                                                                                                                                                                                                                              ; 3       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[5]                                                                                                                                                                                                                                                              ; 3       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[10]                                                                                                                                                                                                                                                             ; 3       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[11]                                                                                                                                                                                                                                                             ; 3       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[12]                                                                                                                                                                                                                                                             ; 3       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|internal_counter[15]                                                                                                                                                                                                                                                             ; 3       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_neg_reg                                                                                                                                                                                          ; 1       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|sink_in_reset                                                                                                                                                                                                         ; 25      ;
; nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 395     ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rst1                                                                                                                                                                                                       ; 19      ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_drshft_reg                                                                                                                                                                                              ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[16]                                                                                                                                                                              ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[15]                                                                                                                                                                              ; 3       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[14]                                                                                                                                                                              ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[11]                                                                                                                                                                              ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[10]                                                                                                                                                                              ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[12]                                                                                                                                                                              ; 4       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[13]                                                                                                                                                                              ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[19]                                                                                                                                                                              ; 5       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[18]                                                                                                                                                                              ; 5       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[17]                                                                                                                                                                              ; 5       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[9]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[21]                                                                                                                                                                              ; 10      ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[20]                                                                                                                                                                              ; 6       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[22]                                                                                                                                                                              ; 7       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_pipe_flush                                                                                                                                                                                                                                 ; 17      ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|av_waitrequest                                                                                                                                                                                                                                                           ; 4       ;
; nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|empty                                                                                                                                                                                                                 ; 6       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                   ; 11      ;
; nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                      ; 38      ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[4]                                                                                                                                                                                                  ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[1]                                                                                                                                                                                                  ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[0]                                                                                                                                                                                                  ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[3]                                                                                                                                                                                                  ; 2       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[1]                                                                                                                                                                                                                                                 ; 1       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                     ; 2       ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|empty                                                                                                                                                                                                                 ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[0]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[1]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[2]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[3]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[4]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[5]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[6]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[7]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[8]                                                                                                                                                                               ; 2       ;
; nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|t_dav                                                                                                                                                                                                                                                                    ; 3       ;
; nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator|waitrequest_reset_override                                                                                                                                                                      ; 4       ;
; nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                       ; 1       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                              ; 1       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                              ; 4       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[2]                                                                                                                                                                                                                                                 ; 2       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_pipe_flush_waddr[10]                                                                                                                                                                                                                       ; 1       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_tag_clr_valid_bits                                                                                                                                                                                                                        ; 1       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[0]                                                 ; 2       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[1]                                                 ; 2       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg|oci_ienable[2]                                                 ; 2       ;
; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|rst2                                                                                                                                                                                                       ; 3       ;
; nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                       ; 1       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                              ; 1       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|r_sync_rst_chain[3]                                                                                                                                                                                                                                                 ; 1       ;
; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_wr_dst_reg_from_M                                                                                                                                                                                                                          ; 1       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                              ; 1       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                  ; 1       ;
; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[2]                                                                                                                                                                                                  ; 1       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                   ; 1       ;
; nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                   ; 1       ;
; nios2_control:u0|nios2_control_altpll_0:altpll_0|pfdena_reg                                                                                                                                                                                                                                                                     ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[0]                                                                                                                                                                                                                                                             ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[1]                                                                                                                                                                                                                                                             ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[2]                                                                                                                                                                                                                                                             ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[3]                                                                                                                                                                                                                                                             ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[4]                                                                                                                                                                                                                                                             ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[5]                                                                                                                                                                                                                                                             ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[10]                                                                                                                                                                                                                                                            ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[11]                                                                                                                                                                                                                                                            ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[12]                                                                                                                                                                                                                                                            ; 2       ;
; nios2_control:u0|nios2_control_timer_0:timer_0|period_l_register[15]                                                                                                                                                                                                                                                            ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2] ; 2       ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1] ; 3       ;
; Total number of inverted registers = 89                                                                                                                                                                                                                                                                                         ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------+
; Register Name                                                                                                                                      ; Megafunction                                                                                                        ; Type ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------+
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|internal_out_payload[5..20,37,38,40..44] ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0 ; RAM  ;
; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|internal_out_payload[0..22,24,26,29,30]  ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0 ; RAM  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 20 bits   ; 40 LEs        ; 40 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[11]                                                                                                                                                                                                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_addr_wire_neg_reg[20]                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_byteenable[1]                                                                                                                                                                                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_tag_field[10]                                                                                                                                                                                                                                                                ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|count[3]                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator|wait_latency_counter[1]                                                                                                                                                                                                                   ;
; 3:1                ; 39 bits   ; 78 LEs        ; 39 LEs               ; 39 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_st_data[30]                                                                                                                                                                                                                                                                          ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_mem_byte_en[0]                                                                                                                                                                                                                                                                       ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_tag_wraddress[5]                                                                                                                                                                                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_slow_inst_result[6]                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_control_reg_rddata[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_ap_cnt[3]                                                                                                                                                                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|ic_fill_ap_offset[2]                                                                                                                                                                                                                                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 28 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[17]                                                                                                                                                                                                                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_rd_data_cnt[1]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_rd_addr_cnt[3]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_writedata[30]                                                                                                                                                                                                                                                                        ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_dc_wr_data_cnt[0]                                                                                                                                                                                                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                                                          ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[13]                                                                                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonDReg[3]                                                                                                       ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[29]                                                                                          ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_inst_result[31]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_inst_result[12]                                                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_inst_result[0]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_inst_result[2]                                                                                                                                                                                                                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|readdata[2]                                                                                                                                                                                            ;
; 4:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_page_addr[7]                                                                                                                                                                                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|csr_status_busy[0]                                                                                                                                                                                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[34] ;
; 6:1                ; 6 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[11] ;
; 6:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[27] ;
; 6:1                ; 7 bits    ; 28 LEs        ; 21 LEs               ; 7 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|sr[4]  ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|d_address_offset_field[2]                                                                                                                                                                                                                                                              ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                                                          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                                                          ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|MonAReg[3]                                                                                                       ;
; 5:1                ; 20 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_pipe_flush_waddr[16]                                                                                                                                                                                                                                                                 ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|M_mem_byte_en[3]                                                                                                                                                                                                                                                                       ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[17]                                                                                                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|flash_seq_read_ardin[5]                                                                                                                                                                                                                                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_burstcount_reg[2]                                                                                                                                                                                                                                  ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_erase_state[0]                                                                                                                                                                                                                                        ;
; 8:1                ; 21 bits   ; 105 LEs       ; 42 LEs               ; 63 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break|break_readreg[6]                                                                                           ;
; 7:1                ; 11 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|F_pc[13]                                                                                                                                                                                                                                                                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_control_reg_rddata[2]                                                                                                                                                                                                                                                                ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|data_count[2]                                                                                                                                                                                                                                           ;
; 7:1                ; 23 bits   ; 92 LEs        ; 69 LEs               ; 23 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[2]                                                                                                                                                                                                                                          ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_count[5]                                                                                                                                                                                                                                          ;
; 7:1                ; 11 bits   ; 44 LEs        ; 22 LEs               ; 22 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[7]                                                                                                                                                                                                                                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_count[6]                                                                                                                                                                                                                                          ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_wp_mode[4]                                                                                                                                                                                                                                            ;
; 3:1                ; 23 bits   ; 46 LEs        ; 23 LEs               ; 23 LEs                 ; Yes        ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller|csr_sector_page_erase_addr_reg[10]                                                                                                                                                                                                                        ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src2[0]                                                                                                                                                                                                                                                                              ;
; 4:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src2[9]                                                                                                                                                                                                                                                                              ;
; 5:1                ; 15 bits   ; 45 LEs        ; 45 LEs               ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src2[28]                                                                                                                                                                                                                                                                             ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; Yes        ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_src1[17]                                                                                                                                                                                                                                                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001|src_channel[0]                                                                                                                                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|A_dst_regnum                                                                                                                                                                                                                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|E_logic_result[28]                                                                                                                                                                                                                                                                     ;
; 3:1                ; 9 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|dc_data_rd_port_addr[6]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|dc_data_wr_port_data[0]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|dc_data_wr_port_data[17]                                                                                                                                                                                                                                                               ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|dc_data_wr_port_data[9]                                                                                                                                                                                                                                                                ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|dc_data_wr_port_data[26]                                                                                                                                                                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|avmm_read_valid_state                                                                                                                                                                                                                                   ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[22]                                                                                                                                                                                                                                          ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[19]                                                                                                                                                                                                                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|cur_a_addr[15]                                                                                                                                                                                                                                          ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router|src_channel[5]                                                                                                                                                                                                                                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router|src_channel[4]                                                                                                                                                                                                                                           ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl|D_dst_regnum                                                                                                                                                                                                                                ;
; 6:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router|src_channel[3]                                                                                                                                                                                                                                           ;
; 6:1                ; 32 bits   ; 128 LEs       ; 128 LEs              ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|D_src2_reg[27]                                                                                                                                                                                                                                                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_wr_data_unfiltered[8]                                                                                                                                                                                                                                                                ;
; 5:1                ; 16 bits   ; 48 LEs        ; 48 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_wr_data_unfiltered[23]                                                                                                                                                                                                                                                               ;
; 6:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|A_wr_data_unfiltered[2]                                                                                                                                                                                                                                                                ;
; 7:1                ; 9 bits    ; 36 LEs        ; 36 LEs               ; 0 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|F_ic_tag_rd_addr_nxt[5]                                                                                                                                                                                                                                                                ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                                                                                                                                                                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|erase_state                                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 8 LEs                ; 2 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                                                                                                                                                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |qsys_control_top|nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|write_state                                                                                                                                                                                                                                             ;
; 20:1               ; 4 bits    ; 52 LEs        ; 48 LEs               ; 4 LEs                  ; Yes        ; |qsys_control_top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|YMSB9588:MMMV8756|PZKI6872[2]                                                                                                                                                                                                                                                                                                  ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][1]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][1]                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]                                            ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[5]                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                              ;
; 34:1               ; 4 bits    ; 88 LEs        ; 60 LEs               ; 28 LEs                 ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                       ;
; 36:1               ; 4 bits    ; 96 LEs        ; 64 LEs               ; 32 LEs                 ; Yes        ; |qsys_control_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_altpll_0:altpll_0 ;
+----------------+-------+------+-----------------------------------------+
; Assignment     ; Value ; From ; To                                      ;
+----------------+-------+------+-----------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg                              ;
+----------------+-------+------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_stdsync_sv6:stdsync2|nios2_control_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                             ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                              ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                          ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                           ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ftb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                  ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                   ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                      ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                       ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; monitor_go~reg0                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_go~reg0                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; resetrequest~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetrequest~reg0                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; break_on_reset                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_on_reset                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_break                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_break                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; resetlatch~reg0                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; resetlatch~reg0                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_ready~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_ready~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; monitor_error~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; monitor_error~reg0                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                      ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                       ;
+-----------------------------+------------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl0[7]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[7]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[7]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl0[6]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[6]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[6]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl0[5]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[5]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[5]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl0[4]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[4]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[4]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl0[3]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[3]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[3]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl0[2]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[2]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[2]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl0[1]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[1]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[1]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl0[0]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[0]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl0[0]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl1[7]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[7]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[7]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl1[6]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[6]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[6]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl1[5]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[5]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[5]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl1[4]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[4]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[4]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl1[3]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[3]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[3]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl1[2]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[2]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[2]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl1[1]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[1]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[1]~reg0                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; trigbrktype~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigbrktype~reg0                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[21]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[21]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[21]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[20]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[20]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[20]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[19]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[19]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[19]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[18]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[18]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[18]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[17]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[17]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[17]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[16]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[16]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[16]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[15]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[15]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[15]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[14]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[14]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[14]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[13]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[13]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[13]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[12]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[12]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[12]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[11]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[11]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[11]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[10]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[10]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[10]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[9]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[9]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[9]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[8]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[8]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[8]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[7]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[7]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[7]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[6]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[6]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[6]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[5]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[5]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[5]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[4]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[4]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[4]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[3]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[3]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[3]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[2]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[2]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[2]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[1]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[1]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[1]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk0[0]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[0]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk0[0]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[21]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[21]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[21]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[20]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[20]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[20]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[19]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[19]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[19]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[18]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[18]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[18]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[17]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[17]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[17]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[16]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[16]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[16]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[15]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[15]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[15]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[14]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[14]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[14]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[13]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[13]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[13]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[12]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[12]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[12]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[11]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[11]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[11]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[10]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[10]~reg0                                                                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[10]~reg0                                                                                                                                                                                                                         ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[9]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[9]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[9]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[8]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[8]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[8]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[7]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[7]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[7]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[6]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[6]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[6]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[5]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[5]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[5]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[4]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[4]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[4]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[3]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[3]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[3]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[2]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[2]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[2]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[1]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[1]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[1]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; trigger_state                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trigger_state                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk1[0]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[0]~reg0                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk1[0]~reg0                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[31]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[30]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[29]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[28]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[27]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[26]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[25]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[24]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[23]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[22]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[21]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[20]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[19]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[18]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[17]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[16]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[15]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[14]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[13]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[12]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[11]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[10]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[9]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[8]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[7]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[6]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[5]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[4]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[3]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[2]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[1]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; break_readreg[0]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; xbrk_ctrl1[0]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[0]~reg0                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; xbrk_ctrl1[0]~reg0                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_on~reg0                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_on~reg0                                                                                                                                                                                                                              ;
+-------------------------+-------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; trc_wrap~reg0                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_wrap~reg0                                                                                                                                                                                                                    ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[6]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[5]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[4]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[3]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[2]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[1]~reg0                                                                                                                                                                                                              ;
; PRESERVE_REGISTER       ; on          ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; trc_im_addr[0]~reg0                                                                                                                                                                                                              ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_rd_d1                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_rd_d1                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_wr                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_wr                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_rd_d1                                                                                                                                                                                                                   ;
; PRESERVE_REGISTER       ; on          ; -    ; jtag_ram_access                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jtag_ram_access                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[10]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[10]                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[9]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[9]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[8]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[8]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[7]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[7]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[6]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[6]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[5]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[5]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[4]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[4]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[3]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[3]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonAReg[2]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonAReg[2]                                                                                                                                                                                                                       ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[31]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[30]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[29]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[28]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[27]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[26]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[25]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[24]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[23]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[22]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[21]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[20]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[19]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[18]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[17]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[16]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[15]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[14]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[13]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[12]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[11]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[10]~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[9]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[8]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[7]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[6]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[5]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[4]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[3]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[2]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[1]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; MonDReg[0]~reg0                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; waitrequest~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; waitrequest~reg0                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; avalon_ociram_readdata_ready                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[0]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[2]                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[1]                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_e1dr_d1~reg0                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; DRsize[0]                                                                                                                                                                                                                                                                                                                                  ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[1]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir_out[0]~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; vs_uir_d1~reg0                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[1]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[2]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[3]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[4]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[5]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[6]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[7]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[8]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[9]~reg0                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[10]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[11]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[12]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[13]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[14]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[15]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[16]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[17]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[18]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[19]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[20]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[21]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[22]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[23]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[24]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[25]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[26]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[27]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[28]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[29]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[30]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[31]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[32]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[33]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[34]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[35]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[36]~reg0                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sr[37]~reg0                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                                                                               ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER       ; on          ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[1]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[0]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jxuir                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[2]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[3]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[4]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[5]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[6]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[7]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[8]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[9]~reg0                                                                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[10]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[11]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[12]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[13]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[14]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[15]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[16]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[17]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[18]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[19]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[20]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[21]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[22]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[23]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[24]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[25]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[26]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[27]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[28]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[29]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[30]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[31]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[32]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[33]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[34]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[35]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[36]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; jdo[37]~reg0                                                                                                                                                                                                                                                                                                                                     ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[0]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                            ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; ir[1]                                                                                                                                                                                                                                                                                                                                            ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_uir                                                                                                                                                                                                                                                                                                                                        ;
; PRESERVE_REGISTER       ; on          ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; enable_action_strobe                                                                                                                                                                                                                                                                                                                             ;
; PRESERVE_REGISTER       ; on          ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; update_jdo_strobe                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER       ; on          ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED ; Never Allow ; -    ; sync2_e1dr                                                                                                                                                                                                                                                                                                                                       ;
+-------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                                                                                                                                                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                              ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                         ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                          ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                          ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                                    ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                                               ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                                                ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_002 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_005 ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                   ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                  ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                ;
+-----------------+-------+------+----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                    ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                        ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                    ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                    ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                           ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                          ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                        ;
+-----------------+-------+------+--------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                               ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                              ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                            ;
+-----------------+-------+------+------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                        ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                   ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                   ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                   ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                   ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                   ;
+-----------------------------+------------------------+------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                            ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                        ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                        ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                        ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                       ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                       ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                       ;
+-----------------------------+------------------------+------+-----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                     ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                 ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                 ;
+-------------------+-------+------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+-------------------------------------------------+
; Assignment        ; Value ; From ; To                                              ;
+-------------------+-------+------+-------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]          ;
+-------------------+-------+------+-------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                         ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                     ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                     ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                             ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                         ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                         ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0|altsyncram_c7c1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0|altsyncram_iac1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                     ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                      ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                               ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                         ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                       ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                       ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                     ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                                     ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                                     ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                                     ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                                            ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                            ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                            ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                            ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                            ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                            ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                            ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                            ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                            ;
; DEVICE_FAMILY           ; MAX 10      ; Untyped                                                                                                                                            ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                            ;
; CBXI_PARAMETER          ; scfifo_9621 ; Untyped                                                                                                                                            ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_koc1      ; Untyped                                                                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                    ;
; WIDTH_A                            ; 19                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_B                            ; 19                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_5ic1      ; Untyped                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                         ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                       ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                              ;
; WIDTH_A                            ; 2                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                       ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                       ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                              ;
; WIDTH_B                            ; 2                    ; Signed Integer                                                                                                                                                       ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                                                                                                                       ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                                                                                                                       ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                              ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                              ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                       ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER                     ; altsyncram_vhc1      ; Untyped                                                                                                                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_5tb1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                         ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                               ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                                                                                                                               ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_5tb1      ; Untyped                                                                                                                                                                                      ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1 ;
+---------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                                                                                ;
+---------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                                                                             ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                                             ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                                                                             ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                                                                             ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                                                                             ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                                                                             ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                                                                             ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                                                                             ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                                                                             ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                                             ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                                                                      ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                                                                             ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                                                                             ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                                                                             ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                                                                             ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SELECTED_DEVICE_FAMILY                ; MAX10                ; Untyped                                                                                                                                                                             ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                                                                             ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                                                                             ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                                                                             ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                                                                             ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                                                                             ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                                                                             ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                        ; altera_mult_add_bbo2 ; Untyped                                                                                                                                                                             ;
+---------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                                                                              ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                                                                            ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                                                                            ;
; selected_device_family                ; MAX 10              ; String                                                                                                                                                                                                                                                            ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                                                                            ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                                                                            ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                                                                            ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                                                                            ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                                                                            ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                                                                            ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                                                                            ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                                                                            ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                                                                            ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                                                                            ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                                                                            ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                                                                            ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                                                                            ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                                                                            ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                                                                            ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                                                                            ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                                                                                    ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2 ;
+---------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                                                                                ;
+---------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                                                                             ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                                             ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                                                                             ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                                                                             ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                                                                             ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                                                                             ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                                                                             ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                                                                             ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                                                                             ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                                             ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                                                                      ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                                                                             ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                                                                             ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                                                                             ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                                                                             ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SELECTED_DEVICE_FAMILY                ; MAX10                ; Untyped                                                                                                                                                                             ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                                                                             ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                                                                             ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                                                                             ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                                                                             ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                                                                             ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                                                                             ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                        ; altera_mult_add_bbo2 ; Untyped                                                                                                                                                                             ;
+---------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                                                                              ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                                                                            ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                                                                            ;
; selected_device_family                ; MAX 10              ; String                                                                                                                                                                                                                                                            ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                                                                            ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                                                                            ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                                                                            ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                                                                            ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                                                                            ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                                                                            ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                                                                            ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                                                                            ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                                                                            ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                                                                            ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                                                                            ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                                                                            ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                                                                            ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                                                                            ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                                                                            ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                                                                            ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                                                                                    ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3 ;
+---------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value                ; Type                                                                                                                                                                                ;
+---------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ACCUM_DIRECTION                       ; ADD                  ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_ACLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_LATENCY_ACLR              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_LATENCY_CLOCK             ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_LATENCY_SCLR              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ACCUM_SLOAD_SCLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ACCUMULATOR                           ; NO                   ; Untyped                                                                                                                                                                             ;
; ADDER1_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                                             ;
; ADDER3_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB1_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB3_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR1              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_ACLR3              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR1      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_ACLR3      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK1     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_CLOCK3     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR1      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_LATENCY_SCLR3      ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0                ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR1     ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_PIPELINE_SCLR3     ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_SCLR1              ; NONE                 ; Untyped                                                                                                                                                                             ;
; ADDNSUB_MULTIPLIER_SCLR3              ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ADDER                        ; NO                   ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ADDER_DIRECTION              ; ADD                  ; Untyped                                                                                                                                                                             ;
; CHAINOUT_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_OUTPUT_SCLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_PIPELINE_SCLR          ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_REGISTER               ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUND_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_ROUNDING                     ; NO                   ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_ACLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_OUTPUT_SCLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_PIPELINE_SCLR       ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATE_SCLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SATURATION                   ; NO                   ; Untyped                                                                                                                                                                             ;
; CHAINOUT_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEF0_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF0_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF1_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF2_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_0                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_1                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_2                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_3                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_4                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_5                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_6                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEF3_7                               ; 0                    ; Untyped                                                                                                                                                                             ;
; COEFSEL0_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL0_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL0_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL1_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL1_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL2_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL2_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; COEFSEL3_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; COEFSEL3_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; YES                  ; Untyped                                                                                                                                                                             ;
; DOUBLE_ACCUM                          ; NO                   ; Untyped                                                                                                                                                                             ;
; DSP_BLOCK_BALANCING                   ; AUTO                 ; Untyped                                                                                                                                                                             ;
; EXTRA_LATENCY                         ; 0                    ; Untyped                                                                                                                                                                             ;
; INPUT_A0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_A3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_A3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_A3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_B3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_ACLR_C3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_B3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_B3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C0_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C0_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C0_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C1_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C1_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C1_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C2_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C2_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C2_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C3_LATENCY_ACLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_C3_LATENCY_CLOCK                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_C3_LATENCY_SCLR                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A0                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A1                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A2                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_A3                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B0                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B1                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B2                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_B3                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C0                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C1                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C2                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_REGISTER_C3                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_A3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_B3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C0                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C1                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C2                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SCLR_C3                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A0                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A1                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A2                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_A3                       ; DATAA                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B0                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B1                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B2                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; INPUT_SOURCE_B3                       ; DATAB                ; Untyped                                                                                                                                                                             ;
; LATENCY                               ; 0                    ; Untyped                                                                                                                                                                             ;
; LOADCONST_CONTROL_ACLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; LOADCONST_CONTROL_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; LOADCONST_CONTROL_SCLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; LOADCONST_VALUE                       ; 64                   ; Untyped                                                                                                                                                                             ;
; MULT01_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT01_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT01_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT01_SATURATION_ACLR                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; MULT01_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT01_SATURATION_SCLR                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; MULT23_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT23_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT23_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT23_SATURATION_ACLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULT23_SATURATION_REGISTER            ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULT23_SATURATION_SCLR                ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER01_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER01_SATURATION               ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER1_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                                             ;
; MULTIPLIER23_ROUNDING                 ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER23_SATURATION               ; NO                   ; Untyped                                                                                                                                                                             ;
; MULTIPLIER3_DIRECTION                 ; ADD                  ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR0                      ; ACLR0                ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR1                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR2                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_ACLR3                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER0                  ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER1                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER2                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_REGISTER3                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR0                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR1                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR2                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; MULTIPLIER_SCLR3                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_LATENCY_ACLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_LATENCY_CLOCK                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; NEGATE_LATENCY_SCLR                   ; NONE                 ; Untyped                                                                                                                                                                             ;
; NEGATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; NEGATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; NUMBER_OF_MULTIPLIERS                 ; 1                    ; Signed Integer                                                                                                                                                                      ;
; OUTPUT_ACLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_ACLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_PIPELINE_SCLR            ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_REGISTER                 ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_SCLR                     ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER      ; Untyped                                                                                                                                                                             ;
; OUTPUT_ROUNDING                       ; NO                   ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_PIPELINE_SCLR         ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC           ; Untyped                                                                                                                                                                             ;
; OUTPUT_SATURATION                     ; NO                   ; Untyped                                                                                                                                                                             ;
; OUTPUT_SCLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; port_addnsub1                         ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; port_addnsub3                         ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PORT_MULT0_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; PORT_MULT1_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; PORT_MULT2_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; PORT_MULT3_IS_SATURATED               ; UNUSED               ; Untyped                                                                                                                                                                             ;
; port_negate                           ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; port_signa                            ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; port_signb                            ; PORT_UNUSED          ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_0                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_1                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_2                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_DIRECTION_3                  ; ADD                  ; Untyped                                                                                                                                                                             ;
; PREADDER_MODE                         ; SIMPLE               ; Untyped                                                                                                                                                                             ;
; REPRESENTATION_A                      ; UNSIGNED             ; Untyped                                                                                                                                                                             ;
; REPRESENTATION_B                      ; UNSIGNED             ; Untyped                                                                                                                                                                             ;
; ROTATE_ACLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_OUTPUT_ACLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_OUTPUT_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ROTATE_OUTPUT_SCLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_PIPELINE_ACLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_PIPELINE_REGISTER              ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ROTATE_PIPELINE_SCLR                  ; NONE                 ; Untyped                                                                                                                                                                             ;
; ROTATE_REGISTER                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ROTATE_SCLR                           ; NONE                 ; Untyped                                                                                                                                                                             ;
; SCANOUTA_ACLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SCANOUTA_REGISTER                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SCANOUTA_SCLR                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SELECTED_DEVICE_FAMILY                ; MAX10                ; Untyped                                                                                                                                                                             ;
; SHIFT_MODE                            ; NO                   ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_ACLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_OUTPUT_SCLR               ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_PIPELINE_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_REGISTER                  ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SHIFT_RIGHT_SCLR                      ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_ACLR_A                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_ACLR_B                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_ACLR_A                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_ACLR_B                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_CLOCK_A                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_CLOCK_B                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_SCLR_A                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_LATENCY_SCLR_B                 ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0                ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0               ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_SCLR_A                ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_PIPELINE_SCLR_B                ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_REGISTER_A                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_REGISTER_B                     ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SIGNED_SCLR_A                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SIGNED_SCLR_B                         ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_ACLR1                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_ACLR3                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_DELAY1                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_DELAY3                       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_SCLR1                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; SYSTOLIC_SCLR3                        ; NONE                 ; Untyped                                                                                                                                                                             ;
; USE_SLOAD_ACCUM_PORT                  ; NO                   ; Untyped                                                                                                                                                                             ;
; USE_SUBNADD                           ; NO                   ; Untyped                                                                                                                                                                             ;
; WIDTH_A                               ; 16                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_B                               ; 16                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_C                               ; 22                   ; Untyped                                                                                                                                                                             ;
; WIDTH_CHAININ                         ; 1                    ; Untyped                                                                                                                                                                             ;
; WIDTH_COEF                            ; 18                   ; Untyped                                                                                                                                                                             ;
; WIDTH_MSB                             ; 17                   ; Untyped                                                                                                                                                                             ;
; WIDTH_RESULT                          ; 32                   ; Signed Integer                                                                                                                                                                      ;
; WIDTH_SATURATE_SIGN                   ; 1                    ; Untyped                                                                                                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_CHAINOUT_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_ACLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_OUTPUT_SCLR             ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_PIPELINE_SCLR           ; NONE                 ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_REGISTER                ; UNREGISTERED         ; Untyped                                                                                                                                                                             ;
; ZERO_LOOPBACK_SCLR                    ; NONE                 ; Untyped                                                                                                                                                                             ;
; CBXI_PARAMETER                        ; altera_mult_add_bbo2 ; Untyped                                                                                                                                                                             ;
+---------------------------------------+----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1 ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                        ; Value               ; Type                                                                                                                                                                                                                                                              ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; extra_latency                         ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; dedicated_multiplier_circuitry        ; YES                 ; String                                                                                                                                                                                                                                                            ;
; dsp_block_balancing                   ; Auto                ; String                                                                                                                                                                                                                                                            ;
; selected_device_family                ; MAX 10              ; String                                                                                                                                                                                                                                                            ;
; lpm_type                              ; altera_mult_add_rtl ; String                                                                                                                                                                                                                                                            ;
; lpm_hint                              ; UNUSED              ; String                                                                                                                                                                                                                                                            ;
; width_a                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; input_register_a0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a0                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_register_a1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a1                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_register_a2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a2                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_register_a3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_a3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_a3                       ; DATAA               ; String                                                                                                                                                                                                                                                            ;
; input_a0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_a3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_a3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_b                               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; input_register_b0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b0                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_b1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b1                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_register_b2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b2                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_register_b3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_b3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_source_b3                       ; DATAB               ; String                                                                                                                                                                                                                                                            ;
; input_b0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_b3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_b3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_c                               ; 22                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; input_register_c0                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c0                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_c1                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c1                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_c2                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c2                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_register_c3                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_aclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_sclr_c3                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; input_c3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; input_c3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_result                          ; 32                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; output_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_aclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_sclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_signa                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; representation_a                      ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; signed_register_a                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_aclr_a                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_sclr_a                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_clock_a                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_latency_aclr_a                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_sclr_a                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_signb                            ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; representation_b                      ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; signed_register_b                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_aclr_b                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_sclr_b                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_clock_b                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_latency_aclr_b                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_latency_sclr_b                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; number_of_multipliers                 ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; multiplier1_direction                 ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; multiplier3_direction                 ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; multiplier_register0                  ; CLOCK0              ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr0                      ; ACLR0               ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr0                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_register1                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr1                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr1                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_register2                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr2                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr2                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_register3                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; multiplier_aclr3                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier_sclr3                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_addnsub1                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_register1          ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_aclr1              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_sclr1              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_clock1     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_aclr1      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_sclr1      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_addnsub3                         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_register3          ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_aclr3              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_sclr3              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_clock3     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_aclr3      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_latency_sclr3      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; use_subnadd                           ; NO                  ; String                                                                                                                                                                                                                                                            ;
; adder1_rounding                       ; NO                  ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; adder3_rounding                       ; NO                  ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier01_rounding                 ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult01_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult01_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; mult01_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier23_rounding                 ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult23_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult23_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; mult23_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_msb                             ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; output_rounding                       ; NO                  ; String                                                                                                                                                                                                                                                            ;
; output_round_type                     ; NEAREST_INTEGER     ; String                                                                                                                                                                                                                                                            ;
; output_round_register                 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_round_aclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_round_sclr                     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_rounding                     ; NO                  ; String                                                                                                                                                                                                                                                            ;
; chainout_round_register               ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_round_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_output_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_round_output_aclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_output_sclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; multiplier01_saturation               ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult01_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult01_saturation_aclr                ; ACLR0               ; String                                                                                                                                                                                                                                                            ;
; mult01_saturation_sclr                ; ACLR0               ; String                                                                                                                                                                                                                                                            ;
; multiplier23_saturation               ; NO                  ; String                                                                                                                                                                                                                                                            ;
; mult23_saturation_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; mult23_saturation_aclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; mult23_saturation_sclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult0_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult1_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult2_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_mult3_is_saturated               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_saturate_sign                   ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; output_saturation                     ; NO                  ; String                                                                                                                                                                                                                                                            ;
; port_output_is_overflow               ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; output_saturate_type                  ; ASYMMETRIC          ; String                                                                                                                                                                                                                                                            ;
; output_saturate_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_saturate_aclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_saturate_sclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturation                   ; NO                  ; String                                                                                                                                                                                                                                                            ;
; port_chainout_sat_is_overflow         ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_aclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_sclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_output_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_output_aclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_output_sclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; scanouta_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; scanouta_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; scanouta_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_chainin                         ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; chainout_adder                        ; NO                  ; String                                                                                                                                                                                                                                                            ;
; chainout_adder_direction              ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; chainout_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; port_negate                           ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; negate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; negate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; negate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; negate_latency_clock                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; negate_latency_aclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; negate_latency_sclr                   ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_chainout_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_chainout_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_chainout_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_mode                            ; NO                  ; String                                                                                                                                                                                                                                                            ;
; rotate_register                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; rotate_aclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_sclr                           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_output_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; rotate_output_aclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_output_sclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; shift_right_aclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_sclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_output_register           ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; shift_right_output_aclr               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_output_sclr               ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_register                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_aclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_sclr                    ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_output_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_output_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_output_sclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accumulator                           ; NO                  ; String                                                                                                                                                                                                                                                            ;
; accum_direction                       ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; loadconst_value                       ; 64                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; use_sload_accum_port                  ; NO                  ; String                                                                                                                                                                                                                                                            ;
; accum_sload_register                  ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; accum_sload_aclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_sclr                      ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_latency_clock             ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; accum_sload_latency_aclr              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_latency_sclr              ; NONE                ; String                                                                                                                                                                                                                                                            ;
; loadconst_control_register            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; loadconst_control_aclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; loadconst_control_sclr                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; double_accum                          ; NO                  ; String                                                                                                                                                                                                                                                            ;
; systolic_delay1                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; systolic_delay3                       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; systolic_aclr1                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; systolic_sclr1                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; systolic_aclr3                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; systolic_sclr3                        ; NONE                ; String                                                                                                                                                                                                                                                            ;
; preadder_mode                         ; SIMPLE              ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_0                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_1                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_2                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; preadder_direction_3                  ; ADD                 ; String                                                                                                                                                                                                                                                            ;
; width_coef                            ; 18                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; coefsel0_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel0_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel0_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel1_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel2_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_register                     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel3_aclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_sclr                         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coef0_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef0_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef1_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef2_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_0                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_1                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_2                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_3                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_4                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_5                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_6                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef3_7                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coefsel0_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel0_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel0_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel1_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel1_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel2_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel2_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_latency_clock                ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; coefsel3_latency_aclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; coefsel3_latency_sclr                 ; NONE                ; String                                                                                                                                                                                                                                                            ;
; latency                               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; signed_pipeline_register_a            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_pipeline_aclr_a                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; signed_pipeline_register_b            ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; signed_pipeline_aclr_b                ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_register1 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_aclr1     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_register3 ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub_multiplier_pipeline_aclr3     ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_round_pipeline_register        ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_round_pipeline_aclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_pipeline_register      ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_round_pipeline_aclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_saturate_pipeline_register     ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; output_saturate_pipeline_aclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_pipeline_register   ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_pipeline_aclr       ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_pipeline_register              ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; rotate_pipeline_aclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; shift_right_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_pipeline_register       ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_pipeline_aclr           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; accum_sload_pipeline_register         ; UNREGISTERED        ; String                                                                                                                                                                                                                                                            ;
; accum_sload_pipeline_aclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub1_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; addnsub3_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_round_pipeline_sclr          ; NONE                ; String                                                                                                                                                                                                                                                            ;
; chainout_saturate_pipeline_sclr       ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_round_pipeline_sclr            ; NONE                ; String                                                                                                                                                                                                                                                            ;
; output_saturate_pipeline_sclr         ; NONE                ; String                                                                                                                                                                                                                                                            ;
; rotate_pipeline_sclr                  ; NONE                ; String                                                                                                                                                                                                                                                            ;
; shift_right_pipeline_sclr             ; NONE                ; String                                                                                                                                                                                                                                                            ;
; zero_loopback_pipeline_sclr           ; NONE                ; String                                                                                                                                                                                                                                                            ;
; width_clock_all_wire_msb              ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_aclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_ena_all_wire_msb                ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_sclr_all_wire_msb               ; 3                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_a_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_a_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_b_total_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_b_msb                           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_c_total_msb                     ; 21                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_c_msb                           ; 21                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanina                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanina_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scaninb                         ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scaninb_msb                     ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_sourcea_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_sourceb_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanouta_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanoutb_msb                    ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_chainin_msb                     ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_result_msb                      ; 31                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_coef_msb                        ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; dataa_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; dataa_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_a_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_a_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; datab_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; datab_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_b_ext                           ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_b_ext_msb                       ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef_ext_require                      ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; coef_port_sign                        ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_coef_ext                        ; 18                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_coef_ext_msb                    ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; datac_split_ext_require               ; 0                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; datac_port_sign                       ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; width_c_ext                           ; 22                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_c_ext_msb                       ; 21                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanchain                       ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_scanchain_msb                   ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; scanchain_port_sign                   ; PORT_UNUSED         ; String                                                                                                                                                                                                                                                            ;
; preadder_representation               ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; width_preadder_input_a                ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_input_a_msb            ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_adder_result           ; 17                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_a               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_a_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_b               ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_preadder_output_b_msb           ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; multiplier_input_representation_a     ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; multiplier_input_representation_b     ; UNSIGNED            ; String                                                                                                                                                                                                                                                            ;
; width_mult_source_a                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_source_a_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_source_b                   ; 16                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_source_b_msb               ; 15                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_result                     ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_mult_result_msb                 ; 33                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_source                    ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_source_msb                ; 33                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_result                    ; 35                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_adder_result_msb                ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_chainin_ext                     ; 31                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_original_result                 ; 35                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_original_result_msb             ; 34                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; result_ext_width                      ; 1                   ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_result_output                   ; 36                  ; Signed Integer                                                                                                                                                                                                                                                    ;
; width_result_output_msb               ; 35                  ; Signed Integer                                                                                                                                                                                                                                                    ;
+---------------------------------------+---------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                               ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                             ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                       ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                    ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                    ;
; WIDTH_A                            ; 13                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                                                                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_B                            ; 13                   ; Signed Integer                                                                                                                                                             ;
; WIDTHAD_B                          ; 6                    ; Signed Integer                                                                                                                                                             ;
; NUMWORDS_B                         ; 64                   ; Signed Integer                                                                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                    ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                    ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                    ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                    ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                    ;
; CBXI_PARAMETER                     ; altsyncram_ftb1      ; Untyped                                                                                                                                                                    ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                 ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                         ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                      ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                                                                                                                                               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                               ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                                                                                                                                                               ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                                                                                                                                                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_aoe1      ; Untyped                                                                                                                                                                      ;
+------------------------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                     ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                             ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                                                                                          ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_A                          ; 3                    ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_A                         ; 8                    ; Signed Integer                                                                                                                                                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WIDTH_B                            ; 32                   ; Signed Integer                                                                                                                                                                   ;
; WIDTHAD_B                          ; 3                    ; Signed Integer                                                                                                                                                                   ;
; NUMWORDS_B                         ; 8                    ; Signed Integer                                                                                                                                                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                          ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_hec1      ; Untyped                                                                                                                                                                          ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                                                                                                                                                                                                                   ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_file       ; UNUSED ; String                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                     ; altsyncram_0n61      ; Untyped                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer3 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value                  ; Type                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_mfg_id              ; 70                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_type_id             ; 34                     ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_version             ; 3                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_instance_index      ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_auto_instance_index ; YES                    ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_ir_width            ; 2                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_n_scan          ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; sld_sim_action          ;                        ; String                                                                                                                                                                                                                                                                                                                              ;
; sld_sim_total_length    ; 0                      ; Signed Integer                                                                                                                                                                                                                                                                                                                      ;
; lpm_type                ; sld_virtual_jtag_basic ; String                                                                                                                                                                                                                                                                                                                              ;
; lpm_hint                ; UNUSED                 ; String                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0 ;
+-------------------------------------+------------------+-----------------------------------------+
; Parameter Name                      ; Value            ; Type                                    ;
+-------------------------------------+------------------+-----------------------------------------+
; DEVICE_FAMILY                       ; MAX 10           ; String                                  ;
; PART_NAME                           ; 10M08DAF484C8GES ; String                                  ;
; IS_DUAL_BOOT                        ; False            ; String                                  ;
; IS_ERAM_SKIP                        ; True             ; String                                  ;
; IS_COMPRESSED_IMAGE                 ; False            ; String                                  ;
; INIT_FILENAME                       ;                  ; String                                  ;
; DEVICE_ID                           ; 08               ; String                                  ;
; INIT_FILENAME_SIM                   ;                  ; String                                  ;
; PARALLEL_MODE                       ; 1                ; Signed Integer                          ;
; READ_AND_WRITE_MODE                 ; 1                ; Signed Integer                          ;
; WRAPPING_BURST_MODE                 ; 0                ; Signed Integer                          ;
; AVMM_CSR_DATA_WIDTH                 ; 32               ; Signed Integer                          ;
; AVMM_DATA_DATA_WIDTH                ; 32               ; Signed Integer                          ;
; AVMM_DATA_ADDR_WIDTH                ; 17               ; Signed Integer                          ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 4                ; Signed Integer                          ;
; FLASH_DATA_WIDTH                    ; 32               ; Signed Integer                          ;
; FLASH_ADDR_WIDTH                    ; 23               ; Signed Integer                          ;
; FLASH_SEQ_READ_DATA_COUNT           ; 2                ; Signed Integer                          ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 4                ; Signed Integer                          ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 1                ; Signed Integer                          ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 20               ; Signed Integer                          ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 96               ; Signed Integer                          ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 28000000         ; Signed Integer                          ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 24400            ; Signed Integer                          ;
; MIN_VALID_ADDR                      ; 0                ; Signed Integer                          ;
; MAX_VALID_ADDR                      ; 79871            ; Signed Integer                          ;
; MIN_UFM_VALID_ADDR                  ; 0                ; Signed Integer                          ;
; MAX_UFM_VALID_ADDR                  ; 29183            ; Signed Integer                          ;
; SECTOR1_START_ADDR                  ; 0                ; Signed Integer                          ;
; SECTOR1_END_ADDR                    ; 4095             ; Signed Integer                          ;
; SECTOR2_START_ADDR                  ; 4096             ; Signed Integer                          ;
; SECTOR2_END_ADDR                    ; 8191             ; Signed Integer                          ;
; SECTOR3_START_ADDR                  ; 8192             ; Signed Integer                          ;
; SECTOR3_END_ADDR                    ; 29183            ; Signed Integer                          ;
; SECTOR4_START_ADDR                  ; 29184            ; Signed Integer                          ;
; SECTOR4_END_ADDR                    ; 44031            ; Signed Integer                          ;
; SECTOR5_START_ADDR                  ; 44032            ; Signed Integer                          ;
; SECTOR5_END_ADDR                    ; 79871            ; Signed Integer                          ;
; SECTOR_READ_PROTECTION_MODE         ; 4                ; Signed Integer                          ;
; SECTOR1_MAP                         ; 1                ; Signed Integer                          ;
; SECTOR2_MAP                         ; 2                ; Signed Integer                          ;
; SECTOR3_MAP                         ; 3                ; Signed Integer                          ;
; SECTOR4_MAP                         ; 4                ; Signed Integer                          ;
; SECTOR5_MAP                         ; 5                ; Signed Integer                          ;
; ADDR_RANGE1_END_ADDR                ; 79871            ; Signed Integer                          ;
; ADDR_RANGE2_END_ADDR                ; 79871            ; Signed Integer                          ;
; ADDR_RANGE1_OFFSET                  ; 512              ; Signed Integer                          ;
; ADDR_RANGE2_OFFSET                  ; 0                ; Signed Integer                          ;
; ADDR_RANGE3_OFFSET                  ; 0                ; Signed Integer                          ;
+-------------------------------------+------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                           ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AVMM_CSR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller ;
+-------------------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; Parameter Name                      ; Value    ; Type                                                                                                          ;
+-------------------------------------+----------+---------------------------------------------------------------------------------------------------------------+
; READ_AND_WRITE_MODE                 ; 1        ; Signed Integer                                                                                                ;
; WRAPPING_BURST_MODE                 ; 0        ; Signed Integer                                                                                                ;
; DATA_WIDTH                          ; 32       ; Signed Integer                                                                                                ;
; AVMM_DATA_ADDR_WIDTH                ; 17       ; Signed Integer                                                                                                ;
; AVMM_DATA_BURSTCOUNT_WIDTH          ; 4        ; Signed Integer                                                                                                ;
; FLASH_ADDR_WIDTH                    ; 23       ; Signed Integer                                                                                                ;
; FLASH_SEQ_READ_DATA_COUNT           ; 2        ; Signed Integer                                                                                                ;
; FLASH_READ_CYCLE_MAX_INDEX          ; 4        ; Signed Integer                                                                                                ;
; FLASH_ADDR_ALIGNMENT_BITS           ; 1        ; Signed Integer                                                                                                ;
; FLASH_RESET_CYCLE_MAX_INDEX         ; 20       ; Signed Integer                                                                                                ;
; FLASH_BUSY_TIMEOUT_CYCLE_MAX_INDEX  ; 96       ; Signed Integer                                                                                                ;
; FLASH_ERASE_TIMEOUT_CYCLE_MAX_INDEX ; 28000000 ; Signed Integer                                                                                                ;
; FLASH_WRITE_TIMEOUT_CYCLE_MAX_INDEX ; 24400    ; Signed Integer                                                                                                ;
; MIN_VALID_ADDR                      ; 0        ; Signed Integer                                                                                                ;
; MAX_VALID_ADDR                      ; 79871    ; Signed Integer                                                                                                ;
; SECTOR1_START_ADDR                  ; 0        ; Signed Integer                                                                                                ;
; SECTOR1_END_ADDR                    ; 4095     ; Signed Integer                                                                                                ;
; SECTOR2_START_ADDR                  ; 4096     ; Signed Integer                                                                                                ;
; SECTOR2_END_ADDR                    ; 8191     ; Signed Integer                                                                                                ;
; SECTOR3_START_ADDR                  ; 8192     ; Signed Integer                                                                                                ;
; SECTOR3_END_ADDR                    ; 29183    ; Signed Integer                                                                                                ;
; SECTOR4_START_ADDR                  ; 29184    ; Signed Integer                                                                                                ;
; SECTOR4_END_ADDR                    ; 44031    ; Signed Integer                                                                                                ;
; SECTOR5_START_ADDR                  ; 44032    ; Signed Integer                                                                                                ;
; SECTOR5_END_ADDR                    ; 79871    ; Signed Integer                                                                                                ;
; SECTOR_READ_PROTECTION_MODE         ; 4        ; Signed Integer                                                                                                ;
; SECTOR1_MAP                         ; 1        ; Signed Integer                                                                                                ;
; SECTOR2_MAP                         ; 2        ; Signed Integer                                                                                                ;
; SECTOR3_MAP                         ; 3        ; Signed Integer                                                                                                ;
; SECTOR4_MAP                         ; 4        ; Signed Integer                                                                                                ;
; SECTOR5_MAP                         ; 5        ; Signed Integer                                                                                                ;
; ADDR_RANGE1_END_ADDR                ; 79871    ; Signed Integer                                                                                                ;
; ADDR_RANGE2_END_ADDR                ; 79871    ; Signed Integer                                                                                                ;
; ADDR_RANGE1_OFFSET                  ; 512      ; Signed Integer                                                                                                ;
; ADDR_RANGE2_OFFSET                  ; 0        ; Signed Integer                                                                                                ;
; ADDR_RANGE3_OFFSET                  ; 0        ; Signed Integer                                                                                                ;
+-------------------------------------+----------+---------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy_clear ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
+------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value  ; Type                                                                                                                                                        ;
+------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32     ; Signed Integer                                                                                                                                              ;
; LPM_DIRECTION          ; LEFT   ; Untyped                                                                                                                                                     ;
; LPM_AVALUE             ; UNUSED ; Untyped                                                                                                                                                     ;
; LPM_SVALUE             ; UNUSED ; Untyped                                                                                                                                                     ;
; DEVICE_FAMILY          ; MAX 10 ; Untyped                                                                                                                                                     ;
; AUTO_CARRY_CHAINS      ; ON     ; AUTO_CARRY                                                                                                                                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF    ; IGNORE_CARRY                                                                                                                                                ;
; AUTO_CASCADE_CHAINS    ; ON     ; AUTO_CASCADE                                                                                                                                                ;
; IGNORE_CASCADE_BUFFERS ; OFF    ; IGNORE_CASCADE                                                                                                                                              ;
+------------------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                                                                                                                                                              ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH ; 23    ; Signed Integer                                                                                                                                                                                    ;
; MIN_VALID_ADDR   ; 0     ; Signed Integer                                                                                                                                                                                    ;
; MAX_VALID_ADDR   ; 79871 ; Signed Integer                                                                                                                                                                                    ;
+------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                  ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH     ; 23    ; Signed Integer                                                                                                                                                                        ;
; ADDR_RANGE1_END_ADDR ; 79871 ; Signed Integer                                                                                                                                                                        ;
; ADDR_RANGE2_END_ADDR ; 79871 ; Signed Integer                                                                                                                                                                        ;
; ADDR_RANGE1_OFFSET   ; 512   ; Signed Integer                                                                                                                                                                        ;
; ADDR_RANGE2_OFFSET   ; 0     ; Signed Integer                                                                                                                                                                        ;
; ADDR_RANGE3_OFFSET   ; 0     ; Signed Integer                                                                                                                                                                        ;
+----------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FLASH_ADDR_WIDTH   ; 23    ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR1_START_ADDR ; 0     ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR1_END_ADDR   ; 4095  ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR2_START_ADDR ; 4096  ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR2_END_ADDR   ; 8191  ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR3_START_ADDR ; 8192  ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR3_END_ADDR   ; 29183 ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR4_START_ADDR ; 29184 ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR4_END_ADDR   ; 44031 ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR5_START_ADDR ; 44032 ; Signed Integer                                                                                                                                                                                                                 ;
; SECTOR5_END_ADDR   ; 79871 ; Signed Integer                                                                                                                                                                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SECTOR1_MAP    ; 1     ; Signed Integer                                                                                                                                                                            ;
; SECTOR2_MAP    ; 2     ; Signed Integer                                                                                                                                                                            ;
; SECTOR3_MAP    ; 3     ; Signed Integer                                                                                                                                                                            ;
; SECTOR4_MAP    ; 4     ; Signed Integer                                                                                                                                                                            ;
; SECTOR5_MAP    ; 5     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                            ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                         ;
; WIDTH_A                            ; 32                   ; Signed Integer                                                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                                                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                         ;
; WIDTH_BYTEENA_A                    ; 4                    ; Signed Integer                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                         ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                         ;
; MAXIMUM_DEPTH                      ; 1024                 ; Signed Integer                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                         ;
; CBXI_PARAMETER                     ; altsyncram_skc1      ; Untyped                                                         ;
+------------------------------------+----------------------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge ;
+---------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                            ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                                            ;
; HDL_ADDR_WIDTH      ; 10    ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH    ; 1     ; Signed Integer                                                                            ;
; COMMAND_FIFO_DEPTH  ; 8     ; Signed Integer                                                                            ;
; RESPONSE_FIFO_DEPTH ; 32    ; Signed Integer                                                                            ;
; MASTER_SYNC_DEPTH   ; 2     ; Signed Integer                                                                            ;
; SLAVE_SYNC_DEPTH    ; 2     ; Signed Integer                                                                            ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL           ; 50    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH                ; 8     ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                     ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                     ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                     ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                     ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                     ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                     ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                     ;
; BACKPRESSURE_DURING_RESET ; 1     ; Signed Integer                                                                                                     ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                     ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                     ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL           ; 32    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH                ; 32    ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                     ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                     ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                     ;
; WR_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                     ;
; RD_SYNC_DEPTH             ; 2     ; Signed Integer                                                                                                     ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                     ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                     ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                     ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                     ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                     ;
; USE_SPACE_AVAIL_IF        ; 1     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 22    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 22    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                              ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 22    ; Signed Integer                                                                                                                                    ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                    ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                    ;
; UAV_ADDRESS_W               ; 22    ; Signed Integer                                                                                                                                    ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                    ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                    ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                    ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                    ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                    ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                    ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                    ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                    ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                    ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                    ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                    ;
+-----------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 4     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 6     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                             ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                             ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                             ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                             ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                             ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                             ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                             ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                             ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                             ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                             ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                             ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slow_periph_bridge_s0_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 10    ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 22    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 63    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 22    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 81    ; Signed Integer                                                                                                                            ;
; PKT_QOS_L                 ; 81    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_H       ; 79    ; Signed Integer                                                                                                                            ;
; PKT_DATA_SIDEBAND_L       ; 79    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_H       ; 78    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_SIDEBAND_L       ; 78    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_H               ; 95    ; Signed Integer                                                                                                                            ;
; PKT_CACHE_L               ; 92    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_H           ; 88    ; Signed Integer                                                                                                                            ;
; PKT_THREAD_ID_L           ; 88    ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 77    ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_EXCLUSIVE       ; 63    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                            ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                            ;
; ID                        ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                            ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                            ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_W            ; 6     ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_ADDR_W                ; 22    ; Signed Integer                                                                                                                            ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 6     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                        ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                        ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                        ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                        ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                        ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                        ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                        ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                                        ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                        ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                        ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                        ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                        ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                        ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                        ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                        ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                        ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                                                 ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                                 ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                                 ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                 ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                   ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                                   ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                   ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                   ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                   ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                   ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                   ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                   ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                   ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                   ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                   ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 41    ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 80    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 57    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 62    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 58    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 61    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 72    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 70    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 91    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 89    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 97    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 96    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 75    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 73    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 98    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 100   ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 22    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 102   ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 22    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 6     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 102   ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 102   ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 3     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_002|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_003|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_004|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_005|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_006|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_007|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 40    ; Signed Integer                                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                          ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 59    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_H             ; 87    ; Signed Integer                                                                                                                                 ;
; PKT_DEST_ID_L             ; 85    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_H              ; 84    ; Signed Integer                                                                                                                                 ;
; PKT_SRC_ID_L              ; 82    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 69    ; Signed Integer                                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 64    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_WRITE           ; 60    ; Signed Integer                                                                                                                                 ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                                 ;
; ST_DATA_W                 ; 101   ; Signed Integer                                                                                                                                 ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                                 ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                                 ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                                 ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                                 ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                                 ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                                 ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                                 ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                                 ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                                 ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                  ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                        ;
; SCHEME         ; round-robin ; String                                                                                                                                                                ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                                        ;
+----------------+-------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                       ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 3      ; Signed Integer                                                                                                                                                             ;
; SCHEME         ; no-arb ; String                                                                                                                                                                     ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                             ;
+----------------+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                      ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                     ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                     ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                     ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                              ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                              ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                              ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                              ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 6     ; Signed Integer                                                                                                                         ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                         ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                         ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BITS_PER_SYMBOL     ; 109   ; Signed Integer                                                                                                                                                                  ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                  ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                  ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                            ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:slow_periph_bridge_m0_translator ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                       ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 10    ; Signed Integer                                                                                                                             ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                             ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                             ;
; UAV_ADDRESS_W               ; 12    ; Signed Integer                                                                                                                             ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                             ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                             ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                             ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                             ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                             ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                             ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                             ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                             ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                             ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                             ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                             ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                             ;
; AV_ADDRESS_SYMBOLS          ; 0     ; Signed Integer                                                                                                                             ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                             ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                             ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                             ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                             ;
+-----------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                           ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                                 ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                           ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                 ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                 ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                 ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                 ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                 ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                 ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                 ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                 ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                 ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                 ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                 ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                 ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                 ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                                 ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                 ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                 ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                 ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                 ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                              ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                              ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                              ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                              ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                              ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                              ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                              ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                              ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                              ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                              ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                              ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                              ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                              ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                              ;
; UAV_ADDRESS_W                  ; 12    ; Signed Integer                                                                                                              ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                              ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                              ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                              ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                              ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                              ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                              ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 66    ; Signed Integer                                                                                                                     ;
; PKT_QOS_L                 ; 66    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_H       ; 64    ; Signed Integer                                                                                                                     ;
; PKT_DATA_SIDEBAND_L       ; 64    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_H       ; 63    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_SIDEBAND_L       ; 63    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_H               ; 80    ; Signed Integer                                                                                                                     ;
; PKT_CACHE_L               ; 77    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_H           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_THREAD_ID_L           ; 73    ; Signed Integer                                                                                                                     ;
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_H          ; 62    ; Signed Integer                                                                                                                     ;
; PKT_BURST_TYPE_L          ; 61    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_EXCLUSIVE       ; 53    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                     ;
; ID                        ; 0     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                     ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                     ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                     ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_ADDR_W                ; 12    ; Signed Integer                                                                                                                     ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                            ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                            ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                            ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                            ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                            ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                 ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                       ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                       ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                       ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                            ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                            ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                            ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                            ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                            ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                            ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                            ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                            ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                            ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                            ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                            ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                            ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                            ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                            ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                            ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                            ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                            ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                            ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                            ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                            ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                            ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                            ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                            ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                            ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                            ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                            ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                            ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                            ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                            ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                            ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                            ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                            ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                                     ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                 ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                       ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                       ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                       ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                       ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                       ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                       ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                       ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                       ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                       ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                       ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                       ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 65    ; Signed Integer                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                         ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                         ;
; PKT_ADDR_H                ; 47    ; Signed Integer                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                         ;
; PKT_TRANS_LOCK            ; 52    ; Signed Integer                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 48    ; Signed Integer                                                                                                         ;
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                         ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                         ;
; PKT_TRANS_READ            ; 51    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                         ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                         ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_H           ; 57    ; Signed Integer                                                                                                         ;
; PKT_BURSTWRAP_L           ; 57    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                         ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_H          ; 76    ; Signed Integer                                                                                                         ;
; PKT_PROTECTION_L          ; 74    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 82    ; Signed Integer                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 81    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_H          ; 60    ; Signed Integer                                                                                                         ;
; PKT_BURST_SIZE_L          ; 58    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 83    ; Signed Integer                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 85    ; Signed Integer                                                                                                         ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                         ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                         ;
; ADDR_W                    ; 12    ; Signed Integer                                                                                                         ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                         ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                         ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                         ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                         ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                         ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                         ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                         ;
; FIFO_DATA_W               ; 87    ; Signed Integer                                                                                                         ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 12    ; Signed Integer                                                                                                                                                                  ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                  ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                  ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                  ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                    ;
; BITS_PER_SYMBOL     ; 87    ; Signed Integer                                                                                                                    ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                    ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                    ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                    ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                    ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                    ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                    ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                    ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                    ;
; DATA_WIDTH          ; 87    ; Signed Integer                                                                                                                    ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 4     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_001|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_002|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_003|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_004|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_005|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                  ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 49    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_H             ; 72    ; Signed Integer                                                                                                                          ;
; PKT_DEST_ID_L             ; 70    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_H              ; 69    ; Signed Integer                                                                                                                          ;
; PKT_SRC_ID_L              ; 67    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_H            ; 56    ; Signed Integer                                                                                                                          ;
; PKT_BYTE_CNT_L            ; 54    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_WRITE           ; 50    ; Signed Integer                                                                                                                          ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                          ;
; ST_DATA_W                 ; 86    ; Signed Integer                                                                                                                          ;
; ST_CHANNEL_W              ; 5     ; Signed Integer                                                                                                                          ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                          ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                          ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                          ;
; VALID_WIDTH               ; 5     ; Signed Integer                                                                                                                          ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                          ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                          ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                          ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                          ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                               ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 5      ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; no-arb ; String                                                                                                                                                             ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                     ;
+----------------+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                      ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                            ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                            ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                            ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                            ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                            ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                            ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                            ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                            ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                            ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                            ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                            ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                            ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                            ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                            ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                            ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                            ;
+-----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                          ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                ;
+-----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                       ;
+--------------------+-------+----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                             ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                             ;
+--------------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                     ;
; depth          ; 3     ; Signed Integer                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                 ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 3     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002 ;
+--------------------+-------+--------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                                 ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                                 ;
+--------------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer_002|altera_std_synchronizer_bundle:sync ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                         ;
; depth          ; 3     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+---------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                          ;
+---------------------------+----------+---------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                        ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                ;
+---------------------------+----------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                        ;
; DEPTH          ; 2     ; Signed Integer                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                             ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+-------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                              ;
+---------------------------+----------+-------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                    ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                    ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                            ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                    ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                    ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                    ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                    ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                    ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                    ;
+---------------------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                            ;
; DEPTH          ; 2     ; Signed Integer                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 23                   ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 3                    ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 8                    ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 23                   ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 3                    ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 8                    ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_c7c1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                             ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                             ;
; WIDTH_A                            ; 27                   ; Untyped                                                                                                             ;
; WIDTHAD_A                          ; 5                    ; Untyped                                                                                                             ;
; NUMWORDS_A                         ; 32                   ; Untyped                                                                                                             ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_B                            ; 27                   ; Untyped                                                                                                             ;
; WIDTHAD_B                          ; 5                    ; Untyped                                                                                                             ;
; NUMWORDS_B                         ; 32                   ; Untyped                                                                                                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                             ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                                                                             ;
; CBXI_PARAMETER                     ; altsyncram_iac1      ; Untyped                                                                                                             ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                 ;
; LPM_WIDTHA                                     ; 17        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHB                                     ; 17        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHP                                     ; 34        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHR                                     ; 34        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION                             ; SIGNED    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 5         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_9401 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                 ;
; LPM_WIDTHA                                     ; 16        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHB                                     ; 16        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHP                                     ; 32        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHR                                     ; 32        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_9b01 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value     ; Type                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON        ; AUTO_CARRY                                                                                                                                                                                                                                                                                                                     ;
; IGNORE_CARRY_BUFFERS                           ; OFF       ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                                   ;
; AUTO_CASCADE_CHAINS                            ; ON        ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS                         ; OFF       ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                                 ;
; LPM_WIDTHA                                     ; 16        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHB                                     ; 16        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHP                                     ; 32        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHR                                     ; 32        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_WIDTHS                                     ; 1         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_REPRESENTATION                             ; UNSIGNED  ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LPM_PIPELINE                                   ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; LATENCY                                        ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_A_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_B_IS_CONSTANT                            ; NO        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; USE_EAB                                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; MAXIMIZE_SPEED                                 ; 6         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEVICE_FAMILY                                  ; MAX 10    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CARRY_CHAIN                                    ; MANUAL    ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT       ; TECH_MAPPER_APEX20K                                                                                                                                                                                                                                                                                                            ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; YES       ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0         ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; CBXI_PARAMETER                                 ; mult_9b01 ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_A_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; INPUT_B_FIXED_VALUE                            ; Bx        ; Untyped                                                                                                                                                                                                                                                                                                                        ;
; USE_AHDL_IMPLEMENTATION                        ; OFF       ; Untyped                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                               ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                         ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                             ;
; Entity Instance            ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
; Entity Instance            ; nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                                                  ;
;     -- lpm_width           ; 8                                                                                                                                             ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                                            ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                                           ;
;     -- USE_EAB             ; ON                                                                                                                                            ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 12                                                                                                                                                                                                                                                                                                                                                                            ;
; Entity Instance                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 19                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 19                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram                                                                                                                                                                                           ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 2                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 2                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 256                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 13                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 64                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 13                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 64                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 512                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 512                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                               ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                                                                                                                                                                                                                                                                                                                                      ;
; Entity Instance                           ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 256                                                                                                                                                                                                                                                                                                                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                                                                                                                                                                                                                                                                   ;
;     -- WIDTH_A                            ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 1024                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- NUMWORDS_B                         ; 1                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 23                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 8                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 23                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 8                                                                                                                                                                                                                                                                                                                                                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
; Entity Instance                           ; nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                                                                                                                                                                                                                                                                                     ;
;     -- WIDTH_A                            ; 27                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_A                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- WIDTH_B                            ; 27                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- NUMWORDS_B                         ; 32                                                                                                                                                                                                                                                                                                                                                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                                                                                                                                                                                                                                                                        ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                                                                                                                                                                                                                                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                                                                                                                                                                                                                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                            ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                                                                                ;
; Entity Instance            ; nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg ;
;     -- LPM_WIDTH           ; 32                                                                                                                                               ;
;     -- LPM_DIRECTION       ; LEFT                                                                                                                                             ;
+----------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                                                                                                                                                                                                                                     ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 3                                                                                                                                                                                                                                                                                                                                          ;
; Entity Instance                       ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 17                                                                                                                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 17                                                                                                                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 34                                                                                                                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                                                                                                                                                                                                                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                       ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                                                         ;
; Entity Instance                       ; nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 16                                                                                                                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHB                     ; 16                                                                                                                                                                                                                                                                                                                                         ;
;     -- LPM_WIDTHP                     ; 32                                                                                                                                                                                                                                                                                                                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                                                                                                                                                                                                                                                                                                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                                                                                                                                                                                                                         ;
;     -- USE_EAB                        ; OFF                                                                                                                                                                                                                                                                                                                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; YES                                                                                                                                                                                                                                                                                                                                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                                                                                                                                                                                                                         ;
+---------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                  ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                             ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+-----------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                             ;
+----------------+-------+----------+-----------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                        ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                        ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                        ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                        ;
+----------------+-------+----------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                            ;
+----------------+--------+----------+----------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                             ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                       ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                       ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                       ;
+----------------+--------+----------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                              ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                         ;
+----------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                        ;
+----------------+--------+----------+------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                         ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                   ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                   ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                   ;
+----------------+--------+----------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[9..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_001|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:timer_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:timer_0_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:button_pio_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                           ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                           ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:led_pio_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                        ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                   ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                   ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sysid_control_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                   ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                           ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                      ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:button_pio_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                           ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                           ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                           ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:slow_periph_bridge_m0_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                             ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                        ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                              ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                              ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                         ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[5..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                        ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                        ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                    ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                              ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                         ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_003|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_002|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                              ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                               ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                   ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                              ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                           ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                      ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                      ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:slow_periph_bridge_s0_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:altpll_0_pll_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_cpu_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                               ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_cpu_debug_mem_slave_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                       ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                                  ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                                  ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_data_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent" ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                          ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent" ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                   ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                   ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                              ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                              ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                              ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slow_periph_bridge_s0_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                               ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                          ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                                ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                   ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                              ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                              ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                    ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                       ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo"             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_ready          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo"             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; space_avail_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_onchip_ram:onchip_ram" ;
+--------+-------+----------+------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                              ;
+--------+-------+----------+------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                         ;
+--------+-------+----------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; nosc_ena ; Input ; Info     ; Stuck at GND                                                                                          ;
; par_en   ; Input ; Info     ; Stuck at VCC                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                                                                                                                                ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address[22..17] ; Input ; Info     ; Stuck at GND                                                                                                                                                           ;
+-----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; virtual_state_pdr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_e2dr ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_udr  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; virtual_state_cir  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; tms                ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_tlr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdrs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pdr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2dr    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_udr     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sirs    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_cir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_sir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e1ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_pir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_e2ir    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
; jtag_state_uir     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                     ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer5" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4" ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_n ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_pib:the_nios2_control_nios2_cpu_cpu_nios2_oci_pib" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tr_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; fifo_wrptr_inc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                               ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace|nios2_control_nios2_cpu_cpu_nios2_oci_td_mode:nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; td_mode ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace" ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                            ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; jdo  ; Input ; Warning  ; Input port expression (38 bits) is wider than the input port (16 bits) it drives.  The 22 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk" ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                                                                                                                               ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; xbrk_trigout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                   ;
+--------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug" ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                                                                                                                                      ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; debugreq ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                                 ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci" ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                               ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; oci_ienable[31..3] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                   ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                         ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; A_exc_shadow_active ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; D_ctrl_rdprs        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; E_ctrl_a_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
; E_ctrl_b_is_src     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
; E_src1_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
; E_src2_from_rf      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                             ;
; W_exc_handler_mode  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; W_status_reg_crs    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; W_status_reg_prs    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+---------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell" ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                                                            ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; M_mul_cell_p2[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; M_mul_cell_p3[31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
+-----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_test_bench:the_nios2_control_nios2_cpu_cpu_test_bench" ;
+---------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port                            ; Type   ; Severity ; Details                                                                                                                                    ;
+---------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; A_exc_highest_pri_exc_id[31..4] ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; A_exc_inst_fetch                ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; W_badaddr_reg[31..22]           ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; W_bstatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; W_estatus_reg[31..1]            ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; W_exception_reg[31..7]          ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; W_exception_reg[1..0]           ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; W_status_reg[31..1]             ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; i_address[1..0]                 ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; test_has_ended                  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+---------------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic"                                  ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0"                                                           ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                               ;
+----------+-------+----------+---------------------------------------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                                                          ;
+----------+-------+----------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Port Connectivity Checks: "nios2_control:u0|nios2_control_altpll_0:altpll_0" ;
+--------------------+--------+----------+-------------------------------------+
; Port               ; Type   ; Severity ; Details                             ;
+--------------------+--------+----------+-------------------------------------+
; scandone           ; Output ; Info     ; Explicitly unconnected              ;
; scandataout        ; Output ; Info     ; Explicitly unconnected              ;
; c2                 ; Output ; Info     ; Explicitly unconnected              ;
; c3                 ; Output ; Info     ; Explicitly unconnected              ;
; c4                 ; Output ; Info     ; Explicitly unconnected              ;
; areset             ; Input  ; Info     ; Stuck at GND                        ;
; locked             ; Output ; Info     ; Explicitly unconnected              ;
; phasedone          ; Output ; Info     ; Explicitly unconnected              ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND                        ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND                        ;
; phasestep          ; Input  ; Info     ; Stuck at GND                        ;
; scanclk            ; Input  ; Info     ; Stuck at GND                        ;
; scanclkena         ; Input  ; Info     ; Stuck at GND                        ;
; scandata           ; Input  ; Info     ; Stuck at GND                        ;
; configupdate       ; Input  ; Info     ; Stuck at GND                        ;
+--------------------+--------+----------+-------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 2809                        ;
;     CLR               ; 673                         ;
;     CLR SCLR          ; 10                          ;
;     CLR SLD           ; 31                          ;
;     ENA               ; 287                         ;
;     ENA CLR           ; 1328                        ;
;     ENA CLR SCLR      ; 6                           ;
;     ENA CLR SCLR SLD  ; 49                          ;
;     ENA CLR SLD       ; 124                         ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 17                          ;
;     SCLR              ; 34                          ;
;     SCLR SLD          ; 9                           ;
;     SLD               ; 11                          ;
;     plain             ; 222                         ;
; cycloneiii_lcell_comb ; 3995                        ;
;     arith             ; 310                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 184                         ;
;         3 data inputs ; 125                         ;
;     normal            ; 3685                        ;
;         0 data inputs ; 17                          ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 461                         ;
;         3 data inputs ; 1053                        ;
;         4 data inputs ; 2086                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 324                         ;
; fiftyfivenm_unvm      ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 12.00                       ;
; Average LUT depth     ; 3.43                        ;
+-----------------------+-----------------------------+


+---------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition pzdyqx:nabboc ;
+-----------------------+---------------------------------------+
; Type                  ; Count                                 ;
+-----------------------+---------------------------------------+
; boundary_port         ; 15                                    ;
; cycloneiii_ff         ; 75                                    ;
;     CLR               ; 2                                     ;
;     ENA               ; 16                                    ;
;     ENA CLR           ; 11                                    ;
;     ENA CLR SLD       ; 2                                     ;
;     SCLR              ; 29                                    ;
;     plain             ; 15                                    ;
; cycloneiii_lcell_comb ; 121                                   ;
;     arith             ; 4                                     ;
;         2 data inputs ; 4                                     ;
;     normal            ; 117                                   ;
;         1 data inputs ; 24                                    ;
;         2 data inputs ; 21                                    ;
;         3 data inputs ; 18                                    ;
;         4 data inputs ; 54                                    ;
;                       ;                                       ;
; Max LUT depth         ; 14.00                                 ;
; Average LUT depth     ; 2.98                                  ;
+-----------------------+---------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 191                                      ;
; cycloneiii_ff         ; 89                                       ;
;     CLR               ; 7                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 26                                       ;
;     ENA CLR SLD       ; 2                                        ;
;     ENA SCLR          ; 6                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; cycloneiii_lcell_comb ; 164                                      ;
;     arith             ; 9                                        ;
;         2 data inputs ; 9                                        ;
;     normal            ; 155                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 6                                        ;
;         2 data inputs ; 27                                       ;
;         3 data inputs ; 46                                       ;
;         4 data inputs ; 75                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 2.03                                     ;
+-----------------------+------------------------------------------+


+---------------------------------+
; Elapsed Time Per Partition      ;
+------------------+--------------+
; Partition Name   ; Elapsed Time ;
+------------------+--------------+
; Top              ; 00:00:07     ;
; sld_hub:auto_hub ; 00:00:00     ;
; pzdyqx:nabboc    ; 00:00:00     ;
+------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Fri Oct 27 23:57:29 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off qsys_control -c qsys_control
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/nios2_control.v
    Info (12023): Found entity 1: nios2_control File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv
    Info (12023): Found entity 1: nios2_control_irq_mapper File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v
    Info (12023): Found entity 1: nios2_control_mm_interconnect_1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_avalon_st_adapter File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_1_rsp_mux File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_1_rsp_demux File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_1_cmd_mux File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_1_cmd_demux File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_1_router_001_default_decode File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: nios2_control_mm_interconnect_1_router_001 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_1_router_default_decode File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: nios2_control_mm_interconnect_1_router File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_rsp_mux_001 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_rsp_mux File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_rsp_demux_003 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_rsp_demux_001 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_rsp_demux File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_cmd_mux_001 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_cmd_mux File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_cmd_demux_001 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_cmd_demux File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_router_003_default_decode File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: nios2_control_mm_interconnect_0_router_003 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_router_002_default_decode File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: nios2_control_mm_interconnect_0_router_002 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_router_001_default_decode File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: nios2_control_mm_interconnect_0_router_001 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: nios2_control_mm_interconnect_0_router_default_decode File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: nios2_control_mm_interconnect_0_router File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_timer_0.v
    Info (12023): Found entity 1: nios2_control_timer_0 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_sysid.v
    Info (12023): Found entity 1: nios2_control_sysid File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_sysid.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_onchip_ram.v
    Info (12023): Found entity 1: nios2_control_onchip_ram File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v Line: 21
Info (12021): Found 7 design units, including 7 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash_util.v
    Info (12023): Found entity 1: altera_onchip_flash_address_range_check File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v Line: 38
    Info (12023): Found entity 2: altera_onchip_flash_address_write_protection_check File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v Line: 55
    Info (12023): Found entity 3: altera_onchip_flash_s_address_write_protection_check File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v Line: 109
    Info (12023): Found entity 4: altera_onchip_flash_a_address_write_protection_check File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v Line: 147
    Info (12023): Found entity 5: altera_onchip_flash_convert_address File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v Line: 197
    Info (12023): Found entity 6: altera_onchip_flash_convert_sector File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v Line: 219
    Info (12023): Found entity 7: altera_onchip_flash_counter File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_util.v Line: 244
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash.v
    Info (12023): Found entity 1: altera_onchip_flash File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_data_controller File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v
    Info (12023): Found entity 1: altera_onchip_flash_avmm_csr_controller File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_csr_controller.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v
    Info (12023): Found entity 1: altera_onchip_flash_block File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/rtl/altera_onchip_flash_block.v Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v
    Info (12023): Found entity 1: nios2_control_nios2_cpu File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v
    Info (12023): Found entity 1: nios2_control_nios2_cpu_cpu_ic_data_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: nios2_control_nios2_cpu_cpu_ic_tag_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 89
    Info (12023): Found entity 3: nios2_control_nios2_cpu_cpu_bht_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 158
    Info (12023): Found entity 4: nios2_control_nios2_cpu_cpu_register_bank_a_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 227
    Info (12023): Found entity 5: nios2_control_nios2_cpu_cpu_register_bank_b_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 293
    Info (12023): Found entity 6: nios2_control_nios2_cpu_cpu_dc_tag_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 359
    Info (12023): Found entity 7: nios2_control_nios2_cpu_cpu_dc_data_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 425
    Info (12023): Found entity 8: nios2_control_nios2_cpu_cpu_dc_victim_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 494
    Info (12023): Found entity 9: nios2_control_nios2_cpu_cpu_nios2_oci_debug File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 562
    Info (12023): Found entity 10: nios2_control_nios2_cpu_cpu_nios2_oci_break File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 721
    Info (12023): Found entity 11: nios2_control_nios2_cpu_cpu_nios2_oci_xbrk File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 1042
    Info (12023): Found entity 12: nios2_control_nios2_cpu_cpu_nios2_oci_dbrk File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 1327
    Info (12023): Found entity 13: nios2_control_nios2_cpu_cpu_nios2_oci_itrace File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 1516
    Info (12023): Found entity 14: nios2_control_nios2_cpu_cpu_nios2_oci_td_mode File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 1707
    Info (12023): Found entity 15: nios2_control_nios2_cpu_cpu_nios2_oci_dtrace File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 1775
    Info (12023): Found entity 16: nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 1857
    Info (12023): Found entity 17: nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 1929
    Info (12023): Found entity 18: nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 1972
    Info (12023): Found entity 19: nios2_control_nios2_cpu_cpu_nios2_oci_fifo File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2019
    Info (12023): Found entity 20: nios2_control_nios2_cpu_cpu_nios2_oci_pib File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2505
    Info (12023): Found entity 21: nios2_control_nios2_cpu_cpu_nios2_oci_im File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2528
    Info (12023): Found entity 22: nios2_control_nios2_cpu_cpu_nios2_performance_monitors File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2598
    Info (12023): Found entity 23: nios2_control_nios2_cpu_cpu_nios2_avalon_reg File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2615
    Info (12023): Found entity 24: nios2_control_nios2_cpu_cpu_ociram_sp_ram_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2708
    Info (12023): Found entity 25: nios2_control_nios2_cpu_cpu_nios2_ocimem File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2773
    Info (12023): Found entity 26: nios2_control_nios2_cpu_cpu_nios2_oci File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2954
    Info (12023): Found entity 27: nios2_control_nios2_cpu_cpu File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3505
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_sysclk File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_tck File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: nios2_control_nios2_cpu_cpu_debug_slave_wrapper File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v
    Info (12023): Found entity 1: nios2_control_nios2_cpu_cpu_mult_cell File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: nios2_control_nios2_cpu_cpu_test_bench File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/altera_nios2_gen2_rtl_module.sv
    Info (12023): Found entity 1: altera_nios2_gen2_rtl_module File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_nios2_gen2_rtl_module.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_led_pio.v
    Info (12023): Found entity 1: nios2_control_led_pio File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_led_pio.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v
    Info (12023): Found entity 1: nios2_control_jtag_uart_0_sim_scfifo_w File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: nios2_control_jtag_uart_0_scfifo_w File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: nios2_control_jtag_uart_0_sim_scfifo_r File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: nios2_control_jtag_uart_0_scfifo_r File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: nios2_control_jtag_uart_0 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file nios2_control/synthesis/submodules/nios2_control_button_pio.v
    Info (12023): Found entity 1: nios2_control_button_pio File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_button_pio.v Line: 21
Info (12021): Found 4 design units, including 4 entities, in source file nios2_control/synthesis/submodules/nios2_control_altpll_0.v
    Info (12023): Found entity 1: nios2_control_altpll_0_dffpipe_l2c File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 38
    Info (12023): Found entity 2: nios2_control_altpll_0_stdsync_sv6 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 99
    Info (12023): Found entity 3: nios2_control_altpll_0_altpll_jb92 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 131
    Info (12023): Found entity 4: nios2_control_altpll_0 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 218
Info (12021): Found 1 design units, including 1 entities, in source file qsys_control_top.v
    Info (12023): Found entity 1: qsys_control_top File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/qsys_control_top.v Line: 28
Info (12127): Elaborating entity "qsys_control_top" for the top level hierarchy
Info (12128): Elaborating entity "nios2_control" for hierarchy "nios2_control:u0" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/qsys_control_top.v Line: 59
Info (12128): Elaborating entity "nios2_control_altpll_0" for hierarchy "nios2_control:u0|nios2_control_altpll_0:altpll_0" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 144
Info (12128): Elaborating entity "nios2_control_altpll_0_stdsync_sv6" for hierarchy "nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_stdsync_sv6:stdsync2" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 289
Info (12128): Elaborating entity "nios2_control_altpll_0_dffpipe_l2c" for hierarchy "nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_stdsync_sv6:stdsync2|nios2_control_altpll_0_dffpipe_l2c:dffpipe3" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 117
Info (12128): Elaborating entity "nios2_control_altpll_0_altpll_jb92" for hierarchy "nios2_control:u0|nios2_control_altpll_0:altpll_0|nios2_control_altpll_0_altpll_jb92:sd1" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_altpll_0.v Line: 295
Info (12128): Elaborating entity "nios2_control_button_pio" for hierarchy "nios2_control:u0|nios2_control_button_pio:button_pio" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 156
Info (12128): Elaborating entity "nios2_control_jtag_uart_0" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 169
Info (12128): Elaborating entity "nios2_control_jtag_uart_0_scfifo_w" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 139
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 139
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf
    Info (12023): Found entity 1: scfifo_9621 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/scfifo_9621.tdf Line: 25
Info (12128): Elaborating entity "scfifo_9621" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/scfifo.tdf Line: 300
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf
    Info (12023): Found entity 1: a_dpfifo_bb01 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_dpfifo_bb01.tdf Line: 29
Info (12128): Elaborating entity "a_dpfifo_bb01" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/scfifo_9621.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_fefifo_7cf.tdf Line: 25
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_dpfifo_bb01.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_337.tdf
    Info (12023): Found entity 1: cntr_337 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/cntr_337.tdf Line: 26
Info (12128): Elaborating entity "cntr_337" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|a_fefifo_7cf:fifo_state|cntr_337:count_usedw" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_fefifo_7cf.tdf Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf
    Info (12023): Found entity 1: altsyncram_dtn1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_dtn1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_dtn1" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|altsyncram_dtn1:FIFOram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_dpfifo_bb01.tdf Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf
    Info (12023): Found entity 1: cntr_n2b File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/cntr_n2b.tdf Line: 26
Info (12128): Elaborating entity "cntr_n2b" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_w:the_nios2_control_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_9621:auto_generated|a_dpfifo_bb01:dpfifo|cntr_n2b:rd_ptr_count" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/a_dpfifo_bb01.tdf Line: 45
Info (12128): Elaborating entity "nios2_control_jtag_uart_0_scfifo_r" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|nios2_control_jtag_uart_0_scfifo_r:the_nios2_control_jtag_uart_0_scfifo_r" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 569
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 569
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_jtag_uart_0.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nios2_control:u0|nios2_control_jtag_uart_0:jtag_uart_0|alt_jtag_atlantic:nios2_control_jtag_uart_0_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "nios2_control_led_pio" for hierarchy "nios2_control:u0|nios2_control_led_pio:led_pio" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 180
Info (12128): Elaborating entity "nios2_control_nios2_cpu" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 211
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu.v Line: 69
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_test_bench" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_test_bench:the_nios2_control_nios2_cpu_cpu_test_bench" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 6029
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_ic_data_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 7031
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 61
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 61
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 61
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_koc1.tdf
    Info (12023): Found entity 1: altsyncram_koc1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_koc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_koc1" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_data_module:nios2_control_nios2_cpu_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_koc1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_ic_tag_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 7097
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 129
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 129
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 129
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "19"
    Info (12134): Parameter "width_b" = "19"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5ic1.tdf
    Info (12023): Found entity 1: altsyncram_5ic1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_5ic1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5ic1" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_ic_tag_module:nios2_control_nios2_cpu_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_5ic1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_bht_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 7295
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 198
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 198
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 198
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "2"
    Info (12134): Parameter "width_b" = "2"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhc1.tdf
    Info (12023): Found entity 1: altsyncram_vhc1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_vhc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_vhc1" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_bht_module:nios2_control_nios2_cpu_cpu_bht|altsyncram:the_altsyncram|altsyncram_vhc1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_register_bank_a_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 8236
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 264
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 264
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 264
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf
    Info (12023): Found entity 1: altsyncram_5tb1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_5tb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_5tb1" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_a_module:nios2_control_nios2_cpu_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_5tb1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_register_bank_b_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_register_bank_b_module:nios2_control_nios2_cpu_cpu_register_bank_b" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 8254
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_mult_cell" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 8711
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v Line: 63
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v Line: 63
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_mult_cell.v Line: 63
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "lpm_type" = "altera_mult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "selected_device_family" = "MAX10"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_result" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_bbo2.v
    Info (12023): Found entity 1: altera_mult_add_bbo2 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v Line: 29
Info (12128): Elaborating entity "altera_mult_add_bbo2" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 455
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v Line: 117
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v Line: 117
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altera_mult_add_bbo2.v Line: 117
    Info (12134): Parameter "accum_direction" = "ADD"
    Info (12134): Parameter "accum_sload_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_aclr" = "NONE"
    Info (12134): Parameter "accum_sload_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_latency_sclr" = "NONE"
    Info (12134): Parameter "accum_sload_register" = "UNREGISTERED"
    Info (12134): Parameter "accum_sload_sclr" = "NONE"
    Info (12134): Parameter "accumulator" = "NO"
    Info (12134): Parameter "adder1_rounding" = "NO"
    Info (12134): Parameter "adder3_rounding" = "NO"
    Info (12134): Parameter "addnsub1_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub1_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub1_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "addnsub3_round_register" = "UNREGISTERED"
    Info (12134): Parameter "addnsub3_round_sclr" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_aclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_clock1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_clock3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_latency_sclr3" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "addnsub_multiplier_sclr1" = "NONE"
    Info (12134): Parameter "addnsub_multiplier_sclr3" = "NONE"
    Info (12134): Parameter "chainout_aclr" = "NONE"
    Info (12134): Parameter "chainout_adder" = "NO"
    Info (12134): Parameter "chainout_adder_direction" = "ADD"
    Info (12134): Parameter "chainout_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_round_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_round_sclr" = "NONE"
    Info (12134): Parameter "chainout_rounding" = "NO"
    Info (12134): Parameter "chainout_saturate_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_output_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "chainout_saturate_sclr" = "NONE"
    Info (12134): Parameter "chainout_saturation" = "NO"
    Info (12134): Parameter "chainout_sclr" = "NONE"
    Info (12134): Parameter "coef0_0" = "0"
    Info (12134): Parameter "coef0_1" = "0"
    Info (12134): Parameter "coef0_2" = "0"
    Info (12134): Parameter "coef0_3" = "0"
    Info (12134): Parameter "coef0_4" = "0"
    Info (12134): Parameter "coef0_5" = "0"
    Info (12134): Parameter "coef0_6" = "0"
    Info (12134): Parameter "coef0_7" = "0"
    Info (12134): Parameter "coef1_0" = "0"
    Info (12134): Parameter "coef1_1" = "0"
    Info (12134): Parameter "coef1_2" = "0"
    Info (12134): Parameter "coef1_3" = "0"
    Info (12134): Parameter "coef1_4" = "0"
    Info (12134): Parameter "coef1_5" = "0"
    Info (12134): Parameter "coef1_6" = "0"
    Info (12134): Parameter "coef1_7" = "0"
    Info (12134): Parameter "coef2_0" = "0"
    Info (12134): Parameter "coef2_1" = "0"
    Info (12134): Parameter "coef2_2" = "0"
    Info (12134): Parameter "coef2_3" = "0"
    Info (12134): Parameter "coef2_4" = "0"
    Info (12134): Parameter "coef2_5" = "0"
    Info (12134): Parameter "coef2_6" = "0"
    Info (12134): Parameter "coef2_7" = "0"
    Info (12134): Parameter "coef3_0" = "0"
    Info (12134): Parameter "coef3_1" = "0"
    Info (12134): Parameter "coef3_2" = "0"
    Info (12134): Parameter "coef3_3" = "0"
    Info (12134): Parameter "coef3_4" = "0"
    Info (12134): Parameter "coef3_5" = "0"
    Info (12134): Parameter "coef3_6" = "0"
    Info (12134): Parameter "coef3_7" = "0"
    Info (12134): Parameter "coefsel0_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel0_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel0_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel1_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel1_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel2_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel2_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_aclr" = "NONE"
    Info (12134): Parameter "coefsel3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_latency_sclr" = "NONE"
    Info (12134): Parameter "coefsel3_register" = "UNREGISTERED"
    Info (12134): Parameter "coefsel3_sclr" = "NONE"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "YES"
    Info (12134): Parameter "double_accum" = "NO"
    Info (12134): Parameter "dsp_block_balancing" = "Auto"
    Info (12134): Parameter "extra_latency" = "0"
    Info (12134): Parameter "input_a0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_a3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_a3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_aclr_a0" = "NONE"
    Info (12134): Parameter "input_aclr_a1" = "NONE"
    Info (12134): Parameter "input_aclr_a2" = "NONE"
    Info (12134): Parameter "input_aclr_a3" = "NONE"
    Info (12134): Parameter "input_aclr_b0" = "NONE"
    Info (12134): Parameter "input_aclr_b1" = "NONE"
    Info (12134): Parameter "input_aclr_b2" = "NONE"
    Info (12134): Parameter "input_aclr_b3" = "NONE"
    Info (12134): Parameter "input_aclr_c0" = "NONE"
    Info (12134): Parameter "input_aclr_c1" = "NONE"
    Info (12134): Parameter "input_aclr_c2" = "NONE"
    Info (12134): Parameter "input_aclr_c3" = "NONE"
    Info (12134): Parameter "input_b0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_b3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_b3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c0_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c0_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c1_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c1_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c2_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c2_latency_sclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_aclr" = "NONE"
    Info (12134): Parameter "input_c3_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "input_c3_latency_sclr" = "NONE"
    Info (12134): Parameter "input_register_a0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_a3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_b3" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c0" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c1" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c2" = "UNREGISTERED"
    Info (12134): Parameter "input_register_c3" = "UNREGISTERED"
    Info (12134): Parameter "input_sclr_a0" = "NONE"
    Info (12134): Parameter "input_sclr_a1" = "NONE"
    Info (12134): Parameter "input_sclr_a2" = "NONE"
    Info (12134): Parameter "input_sclr_a3" = "NONE"
    Info (12134): Parameter "input_sclr_b0" = "NONE"
    Info (12134): Parameter "input_sclr_b1" = "NONE"
    Info (12134): Parameter "input_sclr_b2" = "NONE"
    Info (12134): Parameter "input_sclr_b3" = "NONE"
    Info (12134): Parameter "input_sclr_c0" = "NONE"
    Info (12134): Parameter "input_sclr_c1" = "NONE"
    Info (12134): Parameter "input_sclr_c2" = "NONE"
    Info (12134): Parameter "input_sclr_c3" = "NONE"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "DATAA"
    Info (12134): Parameter "input_source_a2" = "DATAA"
    Info (12134): Parameter "input_source_a3" = "DATAA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "input_source_b3" = "DATAB"
    Info (12134): Parameter "latency" = "0"
    Info (12134): Parameter "loadconst_control_aclr" = "NONE"
    Info (12134): Parameter "loadconst_control_register" = "UNREGISTERED"
    Info (12134): Parameter "loadconst_control_sclr" = "NONE"
    Info (12134): Parameter "loadconst_value" = "64"
    Info (12134): Parameter "mult01_round_aclr" = "NONE"
    Info (12134): Parameter "mult01_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_round_sclr" = "NONE"
    Info (12134): Parameter "mult01_saturation_aclr" = "ACLR0"
    Info (12134): Parameter "mult01_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult01_saturation_sclr" = "ACLR0"
    Info (12134): Parameter "mult23_round_aclr" = "NONE"
    Info (12134): Parameter "mult23_round_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_round_sclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_aclr" = "NONE"
    Info (12134): Parameter "mult23_saturation_register" = "UNREGISTERED"
    Info (12134): Parameter "mult23_saturation_sclr" = "NONE"
    Info (12134): Parameter "multiplier01_rounding" = "NO"
    Info (12134): Parameter "multiplier01_saturation" = "NO"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier23_rounding" = "NO"
    Info (12134): Parameter "multiplier23_saturation" = "NO"
    Info (12134): Parameter "multiplier3_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "NONE"
    Info (12134): Parameter "multiplier_aclr2" = "NONE"
    Info (12134): Parameter "multiplier_aclr3" = "NONE"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register2" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_register3" = "UNREGISTERED"
    Info (12134): Parameter "multiplier_sclr0" = "NONE"
    Info (12134): Parameter "multiplier_sclr1" = "NONE"
    Info (12134): Parameter "multiplier_sclr2" = "NONE"
    Info (12134): Parameter "multiplier_sclr3" = "NONE"
    Info (12134): Parameter "negate_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_aclr" = "NONE"
    Info (12134): Parameter "negate_latency_clock" = "UNREGISTERED"
    Info (12134): Parameter "negate_latency_sclr" = "NONE"
    Info (12134): Parameter "negate_register" = "UNREGISTERED"
    Info (12134): Parameter "negate_sclr" = "NONE"
    Info (12134): Parameter "number_of_multipliers" = "1"
    Info (12134): Parameter "output_aclr" = "NONE"
    Info (12134): Parameter "output_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_round_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_round_register" = "UNREGISTERED"
    Info (12134): Parameter "output_round_sclr" = "NONE"
    Info (12134): Parameter "output_round_type" = "NEAREST_INTEGER"
    Info (12134): Parameter "output_rounding" = "NO"
    Info (12134): Parameter "output_saturate_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "output_saturate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_register" = "UNREGISTERED"
    Info (12134): Parameter "output_saturate_sclr" = "NONE"
    Info (12134): Parameter "output_saturate_type" = "ASYMMETRIC"
    Info (12134): Parameter "output_saturation" = "NO"
    Info (12134): Parameter "output_sclr" = "NONE"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_addnsub3" = "PORT_UNUSED"
    Info (12134): Parameter "port_chainout_sat_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_negate" = "PORT_UNUSED"
    Info (12134): Parameter "port_output_is_overflow" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "preadder_direction_0" = "ADD"
    Info (12134): Parameter "preadder_direction_1" = "ADD"
    Info (12134): Parameter "preadder_direction_2" = "ADD"
    Info (12134): Parameter "preadder_direction_3" = "ADD"
    Info (12134): Parameter "preadder_mode" = "SIMPLE"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "UNSIGNED"
    Info (12134): Parameter "rotate_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_aclr" = "NONE"
    Info (12134): Parameter "rotate_output_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_output_sclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_aclr" = "NONE"
    Info (12134): Parameter "rotate_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_pipeline_sclr" = "NONE"
    Info (12134): Parameter "rotate_register" = "UNREGISTERED"
    Info (12134): Parameter "rotate_sclr" = "NONE"
    Info (12134): Parameter "scanouta_aclr" = "NONE"
    Info (12134): Parameter "scanouta_register" = "UNREGISTERED"
    Info (12134): Parameter "scanouta_sclr" = "NONE"
    Info (12134): Parameter "selected_device_family" = "MAX 10"
    Info (12134): Parameter "shift_mode" = "NO"
    Info (12134): Parameter "shift_right_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_aclr" = "NONE"
    Info (12134): Parameter "shift_right_output_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_output_sclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_aclr" = "NONE"
    Info (12134): Parameter "shift_right_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_pipeline_sclr" = "NONE"
    Info (12134): Parameter "shift_right_register" = "UNREGISTERED"
    Info (12134): Parameter "shift_right_sclr" = "NONE"
    Info (12134): Parameter "signed_aclr_a" = "NONE"
    Info (12134): Parameter "signed_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_aclr_b" = "NONE"
    Info (12134): Parameter "signed_latency_clock_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_clock_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_latency_sclr_a" = "NONE"
    Info (12134): Parameter "signed_latency_sclr_b" = "NONE"
    Info (12134): Parameter "signed_register_a" = "UNREGISTERED"
    Info (12134): Parameter "signed_register_b" = "UNREGISTERED"
    Info (12134): Parameter "signed_sclr_a" = "NONE"
    Info (12134): Parameter "signed_sclr_b" = "NONE"
    Info (12134): Parameter "systolic_aclr1" = "NONE"
    Info (12134): Parameter "systolic_aclr3" = "NONE"
    Info (12134): Parameter "systolic_delay1" = "UNREGISTERED"
    Info (12134): Parameter "systolic_delay3" = "UNREGISTERED"
    Info (12134): Parameter "systolic_sclr1" = "NONE"
    Info (12134): Parameter "systolic_sclr3" = "NONE"
    Info (12134): Parameter "use_sload_accum_port" = "NO"
    Info (12134): Parameter "use_subnadd" = "NO"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_c" = "22"
    Info (12134): Parameter "width_chainin" = "1"
    Info (12134): Parameter "width_coef" = "18"
    Info (12134): Parameter "width_msb" = "17"
    Info (12134): Parameter "width_result" = "32"
    Info (12134): Parameter "width_saturate_sign" = "1"
    Info (12134): Parameter "zero_chainout_output_aclr" = "NONE"
    Info (12134): Parameter "zero_chainout_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_chainout_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_output_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_output_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_aclr" = "NONE"
    Info (12134): Parameter "zero_loopback_pipeline_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_pipeline_sclr" = "NONE"
    Info (12134): Parameter "zero_loopback_register" = "UNREGISTERED"
    Info (12134): Parameter "zero_loopback_sclr" = "NONE"
    Info (12134): Parameter "lpm_type" = "altera_mult_add_rtl"
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_dc_tag_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 9133
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 396
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 396
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 396
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "numwords_b" = "64"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "13"
    Info (12134): Parameter "width_b" = "13"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "widthad_b" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf
    Info (12023): Found entity 1: altsyncram_ftb1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_ftb1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_ftb1" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_tag_module:nios2_control_nios2_cpu_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_ftb1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_dc_data_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 9199
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 465
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 465
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 465
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_aoe1.tdf
    Info (12023): Found entity 1: altsyncram_aoe1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_aoe1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_aoe1" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_data_module:nios2_control_nios2_cpu_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_aoe1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_dc_victim_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 9311
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 534
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 534
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 534
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "8"
    Info (12134): Parameter "numwords_b" = "8"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK0"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "widthad_a" = "3"
    Info (12134): Parameter "widthad_b" = "3"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_hec1.tdf
    Info (12023): Found entity 1: altsyncram_hec1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_hec1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_hec1" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_dc_victim_module:nios2_control_nios2_cpu_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_hec1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_nios2_gen2_rtl_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|altera_nios2_gen2_rtl_module:the_nios2_rtl" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 9890
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 10173
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_debug" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3173
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 634
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 634
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_debug:the_nios2_control_nios2_cpu_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 634
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_break" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_break:the_nios2_control_nios2_cpu_cpu_nios2_oci_break" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3205
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_xbrk" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_xbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_xbrk" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3230
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_dbrk" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dbrk:the_nios2_control_nios2_cpu_cpu_nios2_oci_dbrk" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3257
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_itrace" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_itrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_itrace" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3295
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_dtrace" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3310
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_td_mode" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_dtrace:the_nios2_control_nios2_cpu_cpu_nios2_oci_dtrace|nios2_control_nios2_cpu_cpu_nios2_oci_td_mode:nios2_control_nios2_cpu_cpu_nios2_oci_trc_ctrl_td_mode" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 1825
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_fifo" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3325
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo|nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt:the_nios2_control_nios2_cpu_cpu_nios2_oci_compute_input_tm_cnt" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2138
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_wrptr_inc" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2147
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_fifo:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo|nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc:the_nios2_control_nios2_cpu_cpu_nios2_oci_fifo_cnt_inc" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2156
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_pib" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_pib:the_nios2_control_nios2_cpu_cpu_nios2_oci_pib" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3330
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_oci_im" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_oci_im:the_nios2_control_nios2_cpu_cpu_nios2_oci_im" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3344
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_avalon_reg" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_avalon_reg:the_nios2_control_nios2_cpu_cpu_nios2_avalon_reg" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3363
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_nios2_ocimem" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3383
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_ociram_sp_ram_module" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2924
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2748
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2748
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 2748
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf
    Info (12023): Found entity 1: altsyncram_0n61 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_0n61.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_0n61" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_nios2_ocimem:the_nios2_control_nios2_cpu_cpu_nios2_ocimem|nios2_control_nios2_cpu_cpu_ociram_sp_ram_module:nios2_control_nios2_cpu_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_0n61:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_debug_slave_wrapper" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu.v Line: 3485
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_debug_slave_tck" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_tck:the_nios2_control_nios2_cpu_cpu_debug_slave_tck" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v Line: 162
Info (12128): Elaborating entity "nios2_control_nios2_cpu_cpu_debug_slave_sysclk" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|nios2_control_nios2_cpu_cpu_debug_slave_sysclk:the_nios2_control_nios2_cpu_cpu_debug_slave_sysclk" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v Line: 182
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v Line: 212
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v Line: 212
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_nios2_cpu_cpu_debug_slave_wrapper.v Line: 212
    Info (12134): Parameter "sld_auto_instance_index" = "YES"
    Info (12134): Parameter "sld_instance_index" = "0"
    Info (12134): Parameter "sld_ir_width" = "2"
    Info (12134): Parameter "sld_mfg_id" = "70"
    Info (12134): Parameter "sld_sim_action" = ""
    Info (12134): Parameter "sld_sim_n_scan" = "0"
    Info (12134): Parameter "sld_sim_total_length" = "0"
    Info (12134): Parameter "sld_type_id" = "34"
    Info (12134): Parameter "sld_version" = "3"
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst", which is child of megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 152
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 415
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_nios2_oci:the_nios2_control_nios2_cpu_cpu_nios2_oci|nios2_control_nios2_cpu_cpu_debug_slave_wrapper:the_nios2_control_nios2_cpu_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:nios2_control_nios2_cpu_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "altera_onchip_flash" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 276
Info (12128): Elaborating entity "altera_onchip_flash_avmm_csr_controller" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_csr_controller:avmm_csr_controller" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v Line: 203
Info (12128): Elaborating entity "altera_onchip_flash_avmm_data_controller" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v Line: 282
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 569
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 569
Info (12133): Instantiated megafunction "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_std_synchronizer:stdsync_busy" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 569
    Info (12134): Parameter "depth" = "2"
Info (12128): Elaborating entity "lpm_shiftreg" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1182
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1182
Info (12133): Instantiated megafunction "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|lpm_shiftreg:ufm_data_shiftreg" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1182
    Info (12134): Parameter "lpm_type" = "LPM_SHIFTREG"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_direction" = "LEFT"
Info (12128): Elaborating entity "altera_onchip_flash_address_range_check" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_address_range_check:address_range_checker" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1192
Info (12128): Elaborating entity "altera_onchip_flash_convert_address" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_address:address_convertor" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1203
Info (12128): Elaborating entity "altera_onchip_flash_a_address_write_protection_check" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_a_address_write_protection_check:access_address_write_protection_checker" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1245
Info (12128): Elaborating entity "altera_onchip_flash_s_address_write_protection_check" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_s_address_write_protection_check:sector_address_write_protection_checker" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1255
Info (12128): Elaborating entity "altera_onchip_flash_convert_sector" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_avmm_data_controller:avmm_data_controller|altera_onchip_flash_convert_sector:sector_convertor" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash_avmm_data_controller.v Line: 1266
Info (12128): Elaborating entity "altera_onchip_flash_block" for hierarchy "nios2_control:u0|altera_onchip_flash:onchip_flash_0|altera_onchip_flash_block:altera_onchip_flash_block" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_onchip_flash.v Line: 327
Info (12128): Elaborating entity "nios2_control_onchip_ram" for hierarchy "nios2_control:u0|nios2_control_onchip_ram:onchip_ram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 290
Info (12128): Elaborating entity "altsyncram" for hierarchy "nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v Line: 66
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v Line: 66
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_onchip_ram.v Line: 66
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "1024"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "10"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_skc1.tdf
    Info (12023): Found entity 1: altsyncram_skc1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_skc1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_skc1" for hierarchy "nios2_control:u0|nios2_control_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_skc1:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 326
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "nios2_control_sysid" for hierarchy "nios2_control:u0|nios2_control_sysid:sysid" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 333
Info (12128): Elaborating entity "nios2_control_timer_0" for hierarchy "nios2_control:u0|nios2_control_timer_0:timer_0" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 344
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 408
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_data_master_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 605
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_cpu_instruction_master_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 665
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_csr_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 729
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_flash_0_data_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 793
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_cpu_debug_mem_slave_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 857
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:altpll_0_pll_slave_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 921
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:slow_periph_bridge_s0_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 985
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 1049
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_data_master_agent" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 1130
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_cpu_instruction_master_agent" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 1211
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 1295
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_csr_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_flash_0_csr_agent_rsp_fifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 1336
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_flash_0_data_agent" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 1420
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 1752
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:slow_periph_bridge_s0_agent_rsp_fifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 1877
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_router" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2018
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_router_default_decode" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router:router|nios2_control_mm_interconnect_0_router_default_decode:the_default_decode" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router.sv Line: 184
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_router_001" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2034
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_router_001_default_decode" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_001:router_001|nios2_control_mm_interconnect_0_router_001_default_decode:the_default_decode" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_001.sv Line: 181
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_router_002" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_002" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2050
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_router_002_default_decode" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_002:router_002|nios2_control_mm_interconnect_0_router_002_default_decode:the_default_decode" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_router_003" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_003" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2066
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_router_003_default_decode" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_router_003:router_003|nios2_control_mm_interconnect_0_router_003_default_decode:the_default_decode" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_router_003.sv Line: 178
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_data_master_limiter" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2180
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_cpu_instruction_master_limiter" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2230
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_cmd_demux" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux:cmd_demux" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2277
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_cmd_demux_001" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2306
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_cmd_mux" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux:cmd_mux" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2323
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_cmd_mux_001" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2346
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_cmd_mux_001.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_rsp_demux" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux:rsp_demux" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2443
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_rsp_demux_001" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2466
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_rsp_demux_003" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2506
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_rsp_mux" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2593
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_rsp_mux_001" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2622
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_rsp_mux_001.sv Line: 326
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2656
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_avalon_st_adapter" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0.v Line: 2719
Info (12128): Elaborating entity "nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_0:mm_interconnect_0|nios2_control_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|nios2_control_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "nios2_control_mm_interconnect_1" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 447
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:slow_periph_bridge_m0_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 432
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 496
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 560
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:led_pio_s1_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 624
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:timer_0_s1_translator" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 752
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:slow_periph_bridge_m0_agent" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 833
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 917
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 958
Info (12128): Elaborating entity "nios2_control_mm_interconnect_1_router" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 1474
Info (12128): Elaborating entity "nios2_control_mm_interconnect_1_router_default_decode" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router:router|nios2_control_mm_interconnect_1_router_default_decode:the_default_decode" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router.sv Line: 188
Info (12128): Elaborating entity "nios2_control_mm_interconnect_1_router_001" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_001" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 1490
Info (12128): Elaborating entity "nios2_control_mm_interconnect_1_router_001_default_decode" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_router_001:router_001|nios2_control_mm_interconnect_1_router_001_default_decode:the_default_decode" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:slow_periph_bridge_m0_limiter" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 1604
Info (12128): Elaborating entity "nios2_control_mm_interconnect_1_cmd_demux" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_demux:cmd_demux" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 1645
Info (12128): Elaborating entity "nios2_control_mm_interconnect_1_cmd_mux" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_cmd_mux:cmd_mux" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 1662
Info (12128): Elaborating entity "nios2_control_mm_interconnect_1_rsp_demux" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_demux:rsp_demux" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 1747
Info (12128): Elaborating entity "nios2_control_mm_interconnect_1_rsp_mux" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1.v Line: 1856
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/nios2_control_mm_interconnect_1_rsp_mux.sv Line: 358
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "nios2_control:u0|nios2_control_mm_interconnect_1:mm_interconnect_1|nios2_control_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "nios2_control_irq_mapper" for hierarchy "nios2_control:u0|nios2_control_irq_mapper:irq_mapper" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 456
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 467
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "nios2_control:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios2_control:u0|altera_reset_controller:rst_controller" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 552
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "nios2_control:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "nios2_control:u0|altera_reset_controller:rst_controller_002" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/nios2_control.v Line: 678
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2023.10.27.23:57:44 Progress: Loading sld6b1676fa/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/ip/sld6b1676fa/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 23
        Info (286033): Parameter WIDTHAD_A set to 3
        Info (286033): Parameter NUMWORDS_A set to 8
        Info (286033): Parameter WIDTH_B set to 23
        Info (286033): Parameter WIDTHAD_B set to 3
        Info (286033): Parameter NUMWORDS_B set to 8
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 27
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 27
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p3|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:cmd_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "23"
    Info (12134): Parameter "WIDTHAD_A" = "3"
    Info (12134): Parameter "NUMWORDS_A" = "8"
    Info (12134): Parameter "WIDTH_B" = "23"
    Info (12134): Parameter "WIDTHAD_B" = "3"
    Info (12134): Parameter "NUMWORDS_B" = "8"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_c7c1.tdf
    Info (12023): Found entity 1: altsyncram_c7c1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_c7c1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "nios2_control:u0|altera_avalon_mm_clock_crossing_bridge:slow_periph_bridge|altera_avalon_dc_fifo:rsp_fifo|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "27"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "27"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iac1.tdf
    Info (12023): Found entity 1: altsyncram_iac1 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/altsyncram_iac1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "17"
    Info (12134): Parameter "LPM_WIDTHB" = "17"
    Info (12134): Parameter "LPM_WIDTHP" = "34"
    Info (12134): Parameter "LPM_WIDTHR" = "34"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9401.tdf
    Info (12023): Found entity 1: mult_9401 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/mult_9401.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
Info (12133): Instantiated megafunction "nios2_control:u0|nios2_control_nios2_cpu:nios2_cpu|nios2_control_nios2_cpu_cpu:cpu|nios2_control_nios2_cpu_cpu_mult_cell:the_nios2_control_nios2_cpu_cpu_mult_cell|altera_mult_add:the_altmult_add_p2|altera_mult_add_bbo2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|lpm_mult:Mult0" with the following parameter: File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2969
    Info (12134): Parameter "LPM_WIDTHA" = "16"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "32"
    Info (12134): Parameter "LPM_WIDTHR" = "32"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9b01.tdf
    Info (12023): Found entity 1: mult_9b01 File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/db/mult_9b01.tdf Line: 29
Warning (12188): Intel FPGA IP Evaluation Mode feature is turned on for the following cores
    Warning (12190): "Nios II Embedded Processor Encrypted output" will use the Intel FPGA IP Evaluation Mode feature
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): Nios II Processor will be deactivated when the evaluation time expires.
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13000): Registers with preset signals will power-up high File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/nios2_control/synthesis/submodules/altera_avalon_dc_fifo.v Line: 200
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 206 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "pzdyqx:nabboc"
Info (13000): Registers with preset signals will power-up high File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sld_jtag_hub.vhd Line: 386
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (144001): Generated suppressed messages file E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/output_files/qsys_control.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "USER_CLK" File: E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/qsys_control_top.v Line: 34
Info (21057): Implemented 5922 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 9 output pins
    Info (21061): Implemented 5571 logic cells
    Info (21064): Implemented 324 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 6 DSP elements
    Info (21070): Implemented 1 User Flash Memory blocks
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 5084 megabytes
    Info: Processing ended: Fri Oct 27 23:58:02 2023
    Info: Elapsed time: 00:00:33
    Info: Total CPU time (on all processors): 00:00:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Coursera FPGA Course/Course 1/AlteraPrj/pipemultQP16_1 Design/pipemultQP16_1/qsys_control/output_files/qsys_control.map.smsg.


