verilog work ../../CLK_MNGR.v
verilog work ../example_design/CLK_MNGR_exdes.v
