
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 9.1.02 EDK_J_SP2.4
* DO NOT EDIT.
*
* Copyright (c) 2005 Xilinx, Inc.  All rights reserved. 
* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x4C000000
#define STDOUT_BASEADDRESS 0x4C000000

/******************************************************************/

/* Definitions for driver PLBARB */
#define XPAR_XPLBARB_NUM_INSTANCES 1

/* Definitions for peripheral PLB_BUS */
#define XPAR_PLB_BUS_BASEADDR 0x00000000
#define XPAR_PLB_BUS_HIGHADDR 0x000000FF
#define XPAR_PLB_BUS_DEVICE_ID 0
#define XPAR_PLB_BUS_PLB_NUM_MASTERS 4


/******************************************************************/

/* Definitions for driver PLB2OPB */
#define XPAR_XPLB2OPB_NUM_INSTANCES 1

/* Definitions for peripheral PLB2OPB_BRIDGE_I */
#define XPAR_PLB2OPB_BRIDGE_I_DCR_BASEADDR 0x00000100
#define XPAR_PLB2OPB_BRIDGE_I_DCR_HIGHADDR 0x000001FF
#define XPAR_PLB2OPB_BRIDGE_I_DEVICE_ID 0
#define XPAR_PLB2OPB_BRIDGE_I_PLB_NUM_MASTERS 4


/******************************************************************/

#define XPAR_PLB2OPB_BRIDGE_I_BASEADDR XPAR_PLB2OPB_BRIDGE_I_DCR_BASEADDR
#define XPAR_PLB2OPB_BRIDGE_I_HIGHADDR XPAR_PLB2OPB_BRIDGE_I_DCR_HIGHADDR

/******************************************************************/

/* Definitions for driver OPBARB */
#define XPAR_XOPBARB_NUM_INSTANCES 1

/* Definitions for peripheral OPB_BUS */
#define XPAR_OPB_BUS_BASEADDR 0x4E000000
#define XPAR_OPB_BUS_HIGHADDR 0x4EFFFFFF
#define XPAR_OPB_BUS_DEVICE_ID 0
#define XPAR_OPB_BUS_NUM_MASTERS 1


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 1

/* Definitions for peripheral OPB_GPIO_0 */
#define XPAR_OPB_GPIO_0_BASEADDR 0x29000000
#define XPAR_OPB_GPIO_0_HIGHADDR 0x29FFFFFF
#define XPAR_OPB_GPIO_0_DEVICE_ID 0
#define XPAR_OPB_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_OPB_GPIO_0_IS_DUAL 0


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 21
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral OPB_INTC_I */
#define XPAR_OPB_INTC_I_BASEADDR 0x4D000000
#define XPAR_OPB_INTC_I_HIGHADDR 0x4DFFFFFF
#define XPAR_OPB_INTC_I_DEVICE_ID 0
#define XPAR_OPB_INTC_I_KIND_OF_INTR 0x00000040


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x4D000000
#define XPAR_INTC_SINGLE_HIGHADDR 0x4DFFFFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_OPB_INTC_I_DEVICE_ID
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_EXT_SYSACE_IRQ_INTERNAL_MASK 0X000001
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_EXT_SYSACE_IRQ_INTERNAL_INTR 0
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PMC_INTC_N_INTERNAL_MASK 0X000002
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PMC_INTC_N_INTERNAL_INTR 1
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PMC_INTB_N_INTERNAL_MASK 0X000004
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PMC_INTB_N_INTERNAL_INTR 2
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PMC_INTA_N_INTERNAL_MASK 0X000008
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PMC_INTA_N_INTERNAL_INTR 3
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_DUMMY1_INTERRUPT_MASK 0X000010
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_DUMMY1_INTERRUPT_INTR 4
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_DUMMY2_INTERRUPT_MASK 0X000020
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_DUMMY2_INTERRUPT_INTR 5
#define XPAR_PLB2OPB_BRIDGE_I_BUS_ERROR_DET_MASK 0X000040
#define XPAR_OPB_INTC_I_PLB2OPB_BRIDGE_I_BUS_ERROR_DET_INTR 6
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_DUMMY3_INTERRUPT_MASK 0X000080
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_DUMMY3_INTERRUPT_INTR 7
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_DUMMY4_INTERRUPT_MASK 0X000100
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_DUMMY4_INTERRUPT_INTR 8
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_DUMMY5_INTERRUPT_MASK 0X000200
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_DUMMY5_INTERRUPT_INTR 9
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_DUMMY6_INTERRUPT_MASK 0X000400
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_DUMMY6_INTERRUPT_INTR 10
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_DUMMY7_INTERRUPT_MASK 0X000800
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_DUMMY7_INTERRUPT_INTR 11
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PMC_INTD_N_INTERNAL_MASK 0X001000
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PMC_INTD_N_INTERNAL_INTR 12
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_DUMMY8_INTERRUPT_MASK 0X002000
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_DUMMY8_INTERRUPT_INTR 13
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_DUMMY9_INTERRUPT_MASK 0X004000
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_DUMMY9_INTERRUPT_INTR 14
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PS2_INT0_N_INTERNAL_MASK 0X008000
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PS2_INT0_N_INTERNAL_INTR 15
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PS2_INT1_N_INTERNAL_MASK 0X010000
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PS2_INT1_N_INTERNAL_INTR 16
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PS2_INT2_N_INTERNAL_MASK 0X020000
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PS2_INT2_N_INTERNAL_INTR 17
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PS2_INT3_N_INTERNAL_MASK 0X040000
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PS2_INT3_N_INTERNAL_INTR 18
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PS2_INT4_N_INTERNAL_MASK 0X080000
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PS2_INT4_N_INTERNAL_INTR 19
#define XPAR_AP1000_INTERRUPT_INTERFACE_I_PS2_INT5_N_INTERNAL_MASK 0X100000
#define XPAR_OPB_INTC_I_AP1000_INTERRUPT_INTERFACE_I_PS2_INT5_N_INTERNAL_INTR 20

/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral RS232_1 */
#define XPAR_RS232_1_BASEADDR 0x4C000000
#define XPAR_RS232_1_HIGHADDR 0x4C00FFFF
#define XPAR_RS232_1_DEVICE_ID 0
#define XPAR_RS232_1_BAUDRATE 9600
#define XPAR_RS232_1_USE_PARITY 0
#define XPAR_RS232_1_ODD_PARITY 0
#define XPAR_RS232_1_DATA_BITS 8


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral OPB_TIMER_0 */
#define XPAR_OPB_TIMER_0_BASEADDR 0x4FFF0000
#define XPAR_OPB_TIMER_0_HIGHADDR 0x4FFFFFFF
#define XPAR_OPB_TIMER_0_DEVICE_ID 0


/******************************************************************/


/* Definitions for peripheral PLB_EMC_0 */
#define XPAR_PLB_EMC_0_NUM_BANKS_MEM 1


/******************************************************************/

/* Definitions for peripheral PLB_EMC_0 */
#define XPAR_PLB_EMC_0_MEM0_BASEADDR 0x50000000
#define XPAR_PLB_EMC_0_MEM0_HIGHADDR 0x50FFFFFF

/******************************************************************/

/* Definitions for driver HWRTOS */
#define XPAR_HWRTOS_NUM_INSTANCES 1

/* Definitions for peripheral HWRTOS_0 */
#define XPAR_HWRTOS_0_DEVICE_ID 0
#define XPAR_HWRTOS_0_BASEADDR 0x40000000
#define XPAR_HWRTOS_0_HIGHADDR 0x4000FFFF


/******************************************************************/

#define XPAR_CPU_PPC405_CORE_CLOCK_FREQ_HZ 240000000

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_PPC405_ID 0
#define XPAR_PPC405_CORE_CLOCK_FREQ_HZ 240000000
#define XPAR_PPC405_ISOCM_DCR_BASEADDR 0x00000210
#define XPAR_PPC405_ISOCM_DCR_HIGHADDR 0x00000213
#define XPAR_PPC405_DSOCM_DCR_BASEADDR 0x00000220
#define XPAR_PPC405_DSOCM_DCR_HIGHADDR 0x00000223
#define XPAR_PPC405_DISABLE_OPERAND_FORWARDING 1
#define XPAR_PPC405_DETERMINISTIC_MULT 0
#define XPAR_PPC405_MMU_ENABLE 1
#define XPAR_PPC405_DCR_RESYNC 0
#define XPAR_PPC405_HW_VER "2.00.c"

/******************************************************************/

