digraph "merge-dfg" {
stencil2d_Input7 [offset="0, 0", opcode=input, pattern="12, 3, -24, 30, -24, 30", ref_name="stencil2d_filter", size=36];
stencil2d_Input9 [offset="0, 0", opcode=input, pattern="128, 3, -252, 30, -244, 30", ref_name="stencil2d_orig", size=4096];
stencil2d_MUL10 [opcode=mul];
stencil2d_ADD11 [opcode=add];
stencil2d_Input14 [offset="0, 4", opcode=input, pattern="12, 3, -24, 30, -24, 30", ref_name="stencil2d_filter", size=36];
stencil2d_Input17 [offset="0, 4", opcode=input, pattern="128, 3, -252, 30, -244, 30", ref_name="stencil2d_orig", size=4096];
stencil2d_MUL18 [opcode=mul];
stencil2d_ADD19 [opcode=add];
stencil2d_Input22 [offset="0, 8", opcode=input, pattern="12, 3, -24, 30, -24, 30", ref_name="stencil2d_filter", size=36];
stencil2d_Input25 [offset="0, 8", opcode=input, pattern="128, 3, -252, 30, -244, 30", ref_name="stencil2d_orig", size=4096];
stencil2d_MUL26 [opcode=mul];
stencil2d_Output42 [offset="0, 0", opcode=output, pattern="0, 3, 4, 30, 12, 30", ref_name="stencil2d_sol", size=3832];
stencil2d_ACC72 [acc_first=1, acc_params="0, 3, 1, 900", opcode=acc];
stencil2d_Input7 -> stencil2d_MUL10  [operand=1];
stencil2d_Input9 -> stencil2d_MUL10  [operand=0];
stencil2d_MUL10 -> stencil2d_ADD11  [operand=0];
stencil2d_ADD11 -> stencil2d_ADD19  [operand=1];
stencil2d_Input14 -> stencil2d_MUL18  [operand=1];
stencil2d_Input17 -> stencil2d_MUL18  [operand=0];
stencil2d_MUL18 -> stencil2d_ADD19  [operand=0];
stencil2d_Input22 -> stencil2d_MUL26  [operand=1];
stencil2d_Input25 -> stencil2d_MUL26  [operand=0];
stencil2d_MUL26 -> stencil2d_ADD11  [operand=1];
stencil2d_ADD19 -> stencil2d_ACC72  [operand=0];
stencil2d_ACC72 -> stencil2d_Output42  [operand=0];
"gemm-ncubed_unroll4_Input6" [offset="0, 0", opcode=input, pattern="16, 8, -112, 32, 16, 32", ref_name="gemm-ncubed_unroll4_m1", size=4096];
"gemm-ncubed_unroll4_Input9" [offset="0, 0", opcode=input, pattern="512, 8, -3580, 32, -3708, 32", ref_name="gemm-ncubed_unroll4_m2", size=4096];
"gemm-ncubed_unroll4_MUL10" [opcode=mul];
"gemm-ncubed_unroll4_Input16" [offset="0, 4", opcode=input, pattern="16, 8, -112, 32, 16, 32", ref_name="gemm-ncubed_unroll4_m1", size=4096];
"gemm-ncubed_unroll4_Input19" [offset="0, 128", opcode=input, pattern="512, 8, -3580, 32, -3708, 32", ref_name="gemm-ncubed_unroll4_m2", size=4096];
"gemm-ncubed_unroll4_MUL20" [opcode=mul];
"gemm-ncubed_unroll4_ADD21" [opcode=add];
"gemm-ncubed_unroll4_Input27" [offset="0, 8", opcode=input, pattern="16, 8, -112, 32, 16, 32", ref_name="gemm-ncubed_unroll4_m1", size=4096];
"gemm-ncubed_unroll4_Input30" [offset="0, 256", opcode=input, pattern="512, 8, -3580, 32, -3708, 32", ref_name="gemm-ncubed_unroll4_m2", size=4096];
"gemm-ncubed_unroll4_MUL31" [opcode=mul];
"gemm-ncubed_unroll4_ADD32" [opcode=add];
"gemm-ncubed_unroll4_Input37" [offset="0, 12", opcode=input, pattern="16, 8, -112, 32, 16, 32", ref_name="gemm-ncubed_unroll4_m1", size=4096];
"gemm-ncubed_unroll4_Input40" [offset="0, 384", opcode=input, pattern="512, 8, -3580, 32, -3708, 32", ref_name="gemm-ncubed_unroll4_m2", size=4096];
"gemm-ncubed_unroll4_MUL41" [opcode=mul];
"gemm-ncubed_unroll4_ADD42" [opcode=add];
"gemm-ncubed_unroll4_Output61" [offset="0, 0", opcode=output, pattern="0, 8, 4, 32, 4, 32", ref_name="gemm-ncubed_unroll4_prod", size=4096];
"gemm-ncubed_unroll4_ACC93" [acc_first=1, acc_params="0, 8, 1, 1024", opcode=acc];
"gemm-ncubed_unroll4_Input6" -> "gemm-ncubed_unroll4_MUL10"  [operand=1];
"gemm-ncubed_unroll4_Input9" -> "gemm-ncubed_unroll4_MUL10"  [operand=0];
"gemm-ncubed_unroll4_MUL10" -> "gemm-ncubed_unroll4_ADD21"  [operand=1];
"gemm-ncubed_unroll4_Input16" -> "gemm-ncubed_unroll4_MUL20"  [operand=1];
"gemm-ncubed_unroll4_Input19" -> "gemm-ncubed_unroll4_MUL20"  [operand=0];
"gemm-ncubed_unroll4_MUL20" -> "gemm-ncubed_unroll4_ADD21"  [operand=0];
"gemm-ncubed_unroll4_ADD21" -> "gemm-ncubed_unroll4_ADD32"  [operand=1];
"gemm-ncubed_unroll4_Input27" -> "gemm-ncubed_unroll4_MUL31"  [operand=1];
"gemm-ncubed_unroll4_Input30" -> "gemm-ncubed_unroll4_MUL31"  [operand=0];
"gemm-ncubed_unroll4_MUL31" -> "gemm-ncubed_unroll4_ADD32"  [operand=0];
"gemm-ncubed_unroll4_ADD32" -> "gemm-ncubed_unroll4_ADD42"  [operand=1];
"gemm-ncubed_unroll4_Input37" -> "gemm-ncubed_unroll4_MUL41"  [operand=1];
"gemm-ncubed_unroll4_Input40" -> "gemm-ncubed_unroll4_MUL41"  [operand=0];
"gemm-ncubed_unroll4_MUL41" -> "gemm-ncubed_unroll4_ADD42"  [operand=0];
"gemm-ncubed_unroll4_ADD42" -> "gemm-ncubed_unroll4_ACC93"  [operand=0];
"gemm-ncubed_unroll4_ACC93" -> "gemm-ncubed_unroll4_Output61"  [operand=2];
}
