INFO: [VRFC 10-163] Analyzing VHDL file "E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd" into library work
INFO: [VRFC 10-3107] analyzing entity 'LPU'
ERROR: [VRFC 10-2987] 'mcr' is not compiled in library 'work' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:43]
ERROR: [VRFC 10-2987] 'mdr' is not compiled in library 'work' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:47]
ERROR: [VRFC 10-2987] 'mar' is not compiled in library 'work' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:52]
ERROR: [VRFC 10-2987] 'ccr' is not compiled in library 'work' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:57]
ERROR: [VRFC 10-3462] indexed name is not a 'unsigned' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:66]
ERROR: [VRFC 10-2987] 'generic_alu' is not compiled in library 'work' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:67]
ERROR: [VRFC 10-2987] 'pc' is not compiled in library 'work' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:77]
ERROR: [VRFC 10-2987] 'register_file' is not compiled in library 'work' [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:86]
ERROR: [VRFC 10-3782] unit 'arch' ignored due to previous errors [E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd:33]
INFO: [VRFC 10-3070] VHDL file 'E:/CENG342/project_8/project_8.srcs/sim_1/new/LPU.vhd' ignored due to errors
