$date
	Fri Apr 15 14:05:25 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module simFullAdderStructure $end
$var wire 1 ! cout $end
$var wire 1 " s $end
$var reg 1 # cin $end
$var reg 1 $ ck $end
$var reg 1 % x $end
$var reg 1 & y $end
$scope module FAS $end
$var wire 1 ' cin $end
$var wire 1 ! cout $end
$var wire 1 " s $end
$var wire 1 ( w1 $end
$var wire 1 ) w2 $end
$var wire 1 * w3 $end
$var wire 1 + w4 $end
$var wire 1 , w5 $end
$var wire 1 - x $end
$var wire 1 . y $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
1"
1,
1&
1.
1$
#20
0$
#30
1%
1-
0&
0.
1$
#40
0$
#50
1!
1+
0"
1(
0,
1&
1.
1$
#60
0$
#70
0!
0+
1"
0(
1#
1'
0%
0-
0&
0.
1$
#80
0$
#90
1!
1+
0"
1)
1,
1&
1.
1$
#100
0$
#110
0+
1*
0)
1%
1-
0&
0.
1$
#120
0$
#130
1+
1"
1(
1)
0,
1&
1.
1$
#140
0$
