Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Apr 14 01:21:09 2020
| Host         : LAPTOP-8D7LEK0E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_fpga_control_sets_placed.rpt
| Design       : mips_fpga
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    13 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           43 |
| No           | No                    | Yes                    |              31 |            8 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |             224 |          125 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------+----------------------------------------+------------------+------------------+----------------+
|               Clock Signal              |              Enable Signal             | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------------------------------+----------------------------------------+------------------+------------------+----------------+
|  mips_top/mips/dp/pc_reg/q_reg[7]_13[0] |                                        |                  |                1 |              3 |
|  clk_IBUF_BUFG                          |                                        |                  |               13 |             16 |
|  clk_gen/clk_5KHz_reg_0                 |                                        |                  |                4 |             19 |
|  clk_pb_BUFG                            |                                        | rst_IBUF         |                8 |             31 |
|  clk_pb_BUFG                            | mips_top/mips/dp/pc_reg/we_dm_OBUF     |                  |                8 |             32 |
|  clk_pb_BUFG                            | mips_top/mips/dp/pc_reg/E[0]           |                  |               26 |             32 |
|  clk_pb_BUFG                            | mips_top/mips/dp/pc_reg/q_reg[6]_14[0] |                  |               18 |             32 |
|  clk_pb_BUFG                            | mips_top/mips/dp/pc_reg/q_reg[6]_11[0] |                  |               17 |             32 |
|  clk_pb_BUFG                            | mips_top/mips/dp/pc_reg/q_reg[6]_12[0] |                  |               18 |             32 |
|  clk_pb_BUFG                            | mips_top/mips/dp/pc_reg/q_reg[6]_13[0] |                  |               16 |             32 |
|  clk_pb_BUFG                            | mips_top/mips/dp/pc_reg/q_reg[6]_15[0] |                  |               16 |             32 |
|  clk_pb_BUFG                            | mips_top/mips/dp/pc_reg/q_reg[6]_16[0] |                  |               14 |             32 |
|  n_0_448_BUFG                           |                                        |                  |               25 |             32 |
|  clk_IBUF_BUFG                          |                                        | rst_IBUF         |               10 |             33 |
+-----------------------------------------+----------------------------------------+------------------+------------------+----------------+


