# Efficient-Data-Transmission-via-UART-on-FPGA
This project revolves around developing a Universal Asynchronous Receiver/Transmitter
using Verilog HDL to achieve a 9600 baud rate at a 100 MHz
clock frequency.
