module module_0 (
    input id_1,
    input id_2,
    input [id_1 : id_2] id_3,
    input id_4,
    output logic id_5,
    input logic [id_3 : id_5] id_6,
    input id_7,
    input logic [id_6 : id_4[id_4 : id_5]] id_8
);
  id_9 id_10 (
      .id_3(id_8),
      .id_4(id_5),
      .id_4(id_2),
      .id_4(1),
      .id_5(id_3),
      .id_2(id_8)
  );
  id_11 id_12 (
      .id_10(id_2),
      .id_3 (id_1),
      .id_8 (id_8),
      .id_7 (id_3),
      .id_5 (id_1),
      .id_8 (id_8),
      .id_2 (id_1),
      .id_3 (id_7),
      .id_4 (id_10),
      .id_8 (id_1),
      .id_7 (id_10)
  );
endmodule
