<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4573" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4573{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4573{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4573{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4573{left:79px;bottom:998px;letter-spacing:-0.17px;}
#t5_4573{left:137px;bottom:998px;letter-spacing:-0.16px;}
#t6_4573{left:190px;bottom:998px;letter-spacing:-0.14px;}
#t7_4573{left:425px;bottom:998px;letter-spacing:-0.12px;word-spacing:-0.05px;}
#t8_4573{left:690px;bottom:998px;letter-spacing:-0.11px;}
#t9_4573{left:690px;bottom:981px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#ta_4573{left:690px;bottom:964px;}
#tb_4573{left:79px;bottom:940px;letter-spacing:-0.17px;}
#tc_4573{left:137px;bottom:940px;letter-spacing:-0.16px;}
#td_4573{left:190px;bottom:940px;letter-spacing:-0.14px;}
#te_4573{left:425px;bottom:940px;letter-spacing:-0.12px;}
#tf_4573{left:690px;bottom:940px;letter-spacing:-0.11px;}
#tg_4573{left:690px;bottom:923px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#th_4573{left:690px;bottom:906px;}
#ti_4573{left:79px;bottom:881px;letter-spacing:-0.17px;}
#tj_4573{left:137px;bottom:881px;letter-spacing:-0.15px;}
#tk_4573{left:190px;bottom:881px;letter-spacing:-0.14px;}
#tl_4573{left:425px;bottom:881px;letter-spacing:-0.11px;}
#tm_4573{left:690px;bottom:881px;letter-spacing:-0.11px;}
#tn_4573{left:690px;bottom:865px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#to_4573{left:690px;bottom:848px;}
#tp_4573{left:79px;bottom:823px;letter-spacing:-0.16px;}
#tq_4573{left:137px;bottom:823px;letter-spacing:-0.16px;}
#tr_4573{left:190px;bottom:823px;letter-spacing:-0.13px;}
#ts_4573{left:425px;bottom:823px;letter-spacing:-0.12px;}
#tt_4573{left:690px;bottom:823px;letter-spacing:-0.11px;}
#tu_4573{left:690px;bottom:807px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#tv_4573{left:690px;bottom:790px;}
#tw_4573{left:79px;bottom:765px;letter-spacing:-0.17px;}
#tx_4573{left:137px;bottom:765px;letter-spacing:-0.17px;}
#ty_4573{left:190px;bottom:765px;letter-spacing:-0.14px;}
#tz_4573{left:425px;bottom:765px;letter-spacing:-0.11px;}
#t10_4573{left:690px;bottom:765px;letter-spacing:-0.11px;}
#t11_4573{left:690px;bottom:749px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t12_4573{left:690px;bottom:732px;}
#t13_4573{left:79px;bottom:707px;letter-spacing:-0.16px;}
#t14_4573{left:137px;bottom:707px;letter-spacing:-0.16px;}
#t15_4573{left:190px;bottom:707px;letter-spacing:-0.13px;}
#t16_4573{left:425px;bottom:707px;letter-spacing:-0.12px;}
#t17_4573{left:425px;bottom:690px;letter-spacing:-0.13px;}
#t18_4573{left:690px;bottom:707px;letter-spacing:-0.11px;}
#t19_4573{left:690px;bottom:690px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t1a_4573{left:690px;bottom:674px;}
#t1b_4573{left:79px;bottom:649px;letter-spacing:-0.17px;}
#t1c_4573{left:137px;bottom:649px;letter-spacing:-0.16px;}
#t1d_4573{left:190px;bottom:649px;letter-spacing:-0.13px;}
#t1e_4573{left:425px;bottom:649px;letter-spacing:-0.11px;}
#t1f_4573{left:690px;bottom:649px;letter-spacing:-0.11px;}
#t1g_4573{left:690px;bottom:632px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t1h_4573{left:690px;bottom:616px;}
#t1i_4573{left:79px;bottom:591px;letter-spacing:-0.17px;}
#t1j_4573{left:137px;bottom:591px;letter-spacing:-0.16px;}
#t1k_4573{left:190px;bottom:591px;letter-spacing:-0.13px;}
#t1l_4573{left:425px;bottom:591px;letter-spacing:-0.12px;}
#t1m_4573{left:690px;bottom:591px;letter-spacing:-0.11px;}
#t1n_4573{left:690px;bottom:574px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t1o_4573{left:690px;bottom:558px;}
#t1p_4573{left:79px;bottom:533px;letter-spacing:-0.17px;}
#t1q_4573{left:137px;bottom:533px;letter-spacing:-0.16px;}
#t1r_4573{left:190px;bottom:533px;letter-spacing:-0.13px;}
#t1s_4573{left:425px;bottom:533px;letter-spacing:-0.12px;}
#t1t_4573{left:690px;bottom:533px;letter-spacing:-0.11px;}
#t1u_4573{left:690px;bottom:516px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t1v_4573{left:690px;bottom:499px;}
#t1w_4573{left:79px;bottom:475px;letter-spacing:-0.17px;}
#t1x_4573{left:137px;bottom:475px;letter-spacing:-0.16px;}
#t1y_4573{left:190px;bottom:475px;letter-spacing:-0.13px;}
#t1z_4573{left:425px;bottom:475px;letter-spacing:-0.11px;}
#t20_4573{left:425px;bottom:458px;letter-spacing:-0.12px;}
#t21_4573{left:690px;bottom:475px;letter-spacing:-0.11px;}
#t22_4573{left:690px;bottom:458px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t23_4573{left:690px;bottom:441px;}
#t24_4573{left:79px;bottom:417px;letter-spacing:-0.17px;}
#t25_4573{left:137px;bottom:417px;letter-spacing:-0.16px;}
#t26_4573{left:190px;bottom:417px;letter-spacing:-0.13px;}
#t27_4573{left:425px;bottom:417px;letter-spacing:-0.11px;}
#t28_4573{left:425px;bottom:400px;letter-spacing:-0.12px;}
#t29_4573{left:690px;bottom:417px;letter-spacing:-0.11px;}
#t2a_4573{left:690px;bottom:400px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t2b_4573{left:690px;bottom:383px;}
#t2c_4573{left:79px;bottom:359px;letter-spacing:-0.17px;}
#t2d_4573{left:137px;bottom:359px;letter-spacing:-0.16px;}
#t2e_4573{left:190px;bottom:359px;letter-spacing:-0.13px;}
#t2f_4573{left:425px;bottom:359px;letter-spacing:-0.11px;}
#t2g_4573{left:425px;bottom:342px;letter-spacing:-0.12px;}
#t2h_4573{left:690px;bottom:359px;letter-spacing:-0.11px;}
#t2i_4573{left:690px;bottom:342px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t2j_4573{left:690px;bottom:325px;}
#t2k_4573{left:79px;bottom:301px;letter-spacing:-0.17px;}
#t2l_4573{left:137px;bottom:301px;letter-spacing:-0.16px;}
#t2m_4573{left:190px;bottom:301px;letter-spacing:-0.13px;}
#t2n_4573{left:425px;bottom:301px;letter-spacing:-0.11px;}
#t2o_4573{left:425px;bottom:284px;letter-spacing:-0.12px;}
#t2p_4573{left:690px;bottom:301px;letter-spacing:-0.11px;}
#t2q_4573{left:690px;bottom:284px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t2r_4573{left:690px;bottom:267px;}
#t2s_4573{left:79px;bottom:243px;letter-spacing:-0.17px;}
#t2t_4573{left:137px;bottom:243px;letter-spacing:-0.16px;}
#t2u_4573{left:190px;bottom:243px;letter-spacing:-0.13px;}
#t2v_4573{left:425px;bottom:243px;letter-spacing:-0.11px;}
#t2w_4573{left:425px;bottom:226px;letter-spacing:-0.12px;}
#t2x_4573{left:690px;bottom:243px;letter-spacing:-0.11px;}
#t2y_4573{left:690px;bottom:226px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t2z_4573{left:690px;bottom:209px;}
#t30_4573{left:79px;bottom:185px;letter-spacing:-0.17px;}
#t31_4573{left:137px;bottom:185px;letter-spacing:-0.17px;}
#t32_4573{left:190px;bottom:185px;letter-spacing:-0.14px;}
#t33_4573{left:425px;bottom:185px;letter-spacing:-0.11px;}
#t34_4573{left:425px;bottom:168px;letter-spacing:-0.12px;}
#t35_4573{left:690px;bottom:185px;letter-spacing:-0.11px;}
#t36_4573{left:690px;bottom:168px;letter-spacing:-0.12px;word-spacing:-1.33px;}
#t37_4573{left:690px;bottom:151px;}
#t38_4573{left:309px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.02px;}
#t39_4573{left:385px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.04px;}
#t3a_4573{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t3b_4573{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t3c_4573{left:192px;bottom:1063px;letter-spacing:-0.12px;word-spacing:-0.27px;}
#t3d_4573{left:240px;bottom:1046px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t3e_4573{left:489px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t3f_4573{left:740px;bottom:1046px;letter-spacing:-0.18px;}
#t3g_4573{left:83px;bottom:1022px;letter-spacing:-0.13px;}
#t3h_4573{left:129px;bottom:1022px;letter-spacing:-0.13px;}

.s1_4573{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4573{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4573{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4573{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4573{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4573" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4573Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4573" style="-webkit-user-select: none;"><object width="935" height="1210" data="4573/4573.svg" type="image/svg+xml" id="pdf4573" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4573" class="t s1_4573">Vol. 4 </span><span id="t2_4573" class="t s1_4573">2-51 </span>
<span id="t3_4573" class="t s2_4573">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4573" class="t s3_4573">803H </span><span id="t5_4573" class="t s3_4573">2051 </span><span id="t6_4573" class="t s3_4573">IA32_X2APIC_VERSION </span><span id="t7_4573" class="t s3_4573">x2APIC Version Register (R/O) </span><span id="t8_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t9_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="ta_4573" class="t s3_4573">1 </span>
<span id="tb_4573" class="t s3_4573">808H </span><span id="tc_4573" class="t s3_4573">2056 </span><span id="td_4573" class="t s3_4573">IA32_X2APIC_TPR </span><span id="te_4573" class="t s3_4573">x2APIC Task Priority Register (R/W) </span><span id="tf_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="tg_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="th_4573" class="t s3_4573">1 </span>
<span id="ti_4573" class="t s3_4573">80AH </span><span id="tj_4573" class="t s3_4573">2058 </span><span id="tk_4573" class="t s3_4573">IA32_X2APIC_PPR </span><span id="tl_4573" class="t s3_4573">x2APIC Processor Priority Register (R/O) </span><span id="tm_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="tn_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="to_4573" class="t s3_4573">1 </span>
<span id="tp_4573" class="t s3_4573">80BH </span><span id="tq_4573" class="t s3_4573">2059 </span><span id="tr_4573" class="t s3_4573">IA32_X2APIC_EOI </span><span id="ts_4573" class="t s3_4573">x2APIC EOI Register (W/O) </span><span id="tt_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="tu_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="tv_4573" class="t s3_4573">1 </span>
<span id="tw_4573" class="t s3_4573">80DH </span><span id="tx_4573" class="t s3_4573">2061 </span><span id="ty_4573" class="t s3_4573">IA32_X2APIC_LDR </span><span id="tz_4573" class="t s3_4573">x2APIC Logical Destination Register (R/O) </span><span id="t10_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t11_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t12_4573" class="t s3_4573">1 </span>
<span id="t13_4573" class="t s3_4573">80FH </span><span id="t14_4573" class="t s3_4573">2063 </span><span id="t15_4573" class="t s3_4573">IA32_X2APIC_SIVR </span><span id="t16_4573" class="t s3_4573">x2APIC Spurious Interrupt Vector Register </span>
<span id="t17_4573" class="t s3_4573">(R/W) </span>
<span id="t18_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t19_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1a_4573" class="t s3_4573">1 </span>
<span id="t1b_4573" class="t s3_4573">810H </span><span id="t1c_4573" class="t s3_4573">2064 </span><span id="t1d_4573" class="t s3_4573">IA32_X2APIC_ISR0 </span><span id="t1e_4573" class="t s3_4573">x2APIC In-Service Register Bits 31:0 (R/O) </span><span id="t1f_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t1g_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1h_4573" class="t s3_4573">1 </span>
<span id="t1i_4573" class="t s3_4573">811H </span><span id="t1j_4573" class="t s3_4573">2065 </span><span id="t1k_4573" class="t s3_4573">IA32_X2APIC_ISR1 </span><span id="t1l_4573" class="t s3_4573">x2APIC In-Service Register Bits 63:32 (R/O) </span><span id="t1m_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t1n_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1o_4573" class="t s3_4573">1 </span>
<span id="t1p_4573" class="t s3_4573">812H </span><span id="t1q_4573" class="t s3_4573">2066 </span><span id="t1r_4573" class="t s3_4573">IA32_X2APIC_ISR2 </span><span id="t1s_4573" class="t s3_4573">x2APIC In-Service Register Bits 95:64 (R/O) </span><span id="t1t_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t1u_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t1v_4573" class="t s3_4573">1 </span>
<span id="t1w_4573" class="t s3_4573">813H </span><span id="t1x_4573" class="t s3_4573">2067 </span><span id="t1y_4573" class="t s3_4573">IA32_X2APIC_ISR3 </span><span id="t1z_4573" class="t s3_4573">x2APIC In-Service Register Bits 127:96 </span>
<span id="t20_4573" class="t s3_4573">(R/O) </span>
<span id="t21_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t22_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t23_4573" class="t s3_4573">1 </span>
<span id="t24_4573" class="t s3_4573">814H </span><span id="t25_4573" class="t s3_4573">2068 </span><span id="t26_4573" class="t s3_4573">IA32_X2APIC_ISR4 </span><span id="t27_4573" class="t s3_4573">x2APIC In-Service Register Bits 159:128 </span>
<span id="t28_4573" class="t s3_4573">(R/O) </span>
<span id="t29_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2a_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2b_4573" class="t s3_4573">1 </span>
<span id="t2c_4573" class="t s3_4573">815H </span><span id="t2d_4573" class="t s3_4573">2069 </span><span id="t2e_4573" class="t s3_4573">IA32_X2APIC_ISR5 </span><span id="t2f_4573" class="t s3_4573">x2APIC In-Service Register Bits 191:160 </span>
<span id="t2g_4573" class="t s3_4573">(R/O) </span>
<span id="t2h_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2i_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2j_4573" class="t s3_4573">1 </span>
<span id="t2k_4573" class="t s3_4573">816H </span><span id="t2l_4573" class="t s3_4573">2070 </span><span id="t2m_4573" class="t s3_4573">IA32_X2APIC_ISR6 </span><span id="t2n_4573" class="t s3_4573">x2APIC In-Service Register Bits 223:192 </span>
<span id="t2o_4573" class="t s3_4573">(R/O) </span>
<span id="t2p_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2q_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2r_4573" class="t s3_4573">1 </span>
<span id="t2s_4573" class="t s3_4573">817H </span><span id="t2t_4573" class="t s3_4573">2071 </span><span id="t2u_4573" class="t s3_4573">IA32_X2APIC_ISR7 </span><span id="t2v_4573" class="t s3_4573">x2APIC In-Service Register Bits 255:224 </span>
<span id="t2w_4573" class="t s3_4573">(R/O) </span>
<span id="t2x_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t2y_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t2z_4573" class="t s3_4573">1 </span>
<span id="t30_4573" class="t s3_4573">818H </span><span id="t31_4573" class="t s3_4573">2072 </span><span id="t32_4573" class="t s3_4573">IA32_X2APIC_TMR0 </span><span id="t33_4573" class="t s3_4573">x2APIC Trigger Mode Register Bits 31:0 </span>
<span id="t34_4573" class="t s3_4573">(R/O) </span>
<span id="t35_4573" class="t s3_4573">If CPUID.01H:ECX.[21] = 1 </span>
<span id="t36_4573" class="t s3_4573">&amp;&amp; IA32_APIC_BASE.[10] = </span>
<span id="t37_4573" class="t s3_4573">1 </span>
<span id="t38_4573" class="t s4_4573">Table 2-2. </span><span id="t39_4573" class="t s4_4573">IA-32 Architectural MSRs (Contd.) </span>
<span id="t3a_4573" class="t s5_4573">Register </span>
<span id="t3b_4573" class="t s5_4573">Address </span>
<span id="t3c_4573" class="t s5_4573">Architectural MSR Name / Bit Fields </span>
<span id="t3d_4573" class="t s5_4573">(Former MSR Name) </span><span id="t3e_4573" class="t s5_4573">MSR/Bit Description </span><span id="t3f_4573" class="t s5_4573">Comment </span>
<span id="t3g_4573" class="t s5_4573">Hex </span><span id="t3h_4573" class="t s5_4573">Decimal </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
