===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 355.8434 seconds

  ----Wall Time----  ----Name----
    4.1807 (  1.2%)  FIR Parser
   15.7021 (  4.4%)  'firrtl.circuit' Pipeline
    1.4296 (  0.4%)    'firrtl.module' Pipeline
    1.2896 (  0.4%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.1400 (  0.0%)      LowerCHIRRTLPass
    0.1049 (  0.0%)    InferWidths
    0.7392 (  0.2%)    InferResets
    0.0221 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0207 (  0.0%)    PrefixModules
    0.7029 (  0.2%)    LowerFIRRTLTypes
    6.5591 (  1.8%)    'firrtl.module' Pipeline
    0.8407 (  0.2%)      ExpandWhens
    0.0237 (  0.0%)      RemoveResets
    5.6946 (  1.6%)      Canonicalizer
    0.3896 (  0.1%)    Inliner
    1.1666 (  0.3%)    IMConstProp
    0.0316 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    BlackBoxReader
    4.0943 (  1.2%)    'firrtl.module' Pipeline
    4.0943 (  1.2%)      Canonicalizer
    0.3647 (  0.1%)    CreateSiFiveMetadata
    0.1303 (  0.0%)    EmitOMIR
    0.0333 (  0.0%)      (A) circt::firrtl::InstanceGraph
  325.4239 ( 91.5%)  LowerFIRRTLToHW
    0.0000 (  0.0%)  HWMemSimImpl
    7.1075 (  2.0%)  'hw.module' Pipeline
    0.6288 (  0.2%)    HWCleanup
    0.8408 (  0.2%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    4.8143 (  1.4%)    Canonicalizer
    0.0782 (  0.0%)    HWLegalizeModules
    0.7453 (  0.2%)    PrettifyVerilog
    3.4266 (  1.0%)  ExportVerilog
    0.0021 (  0.0%)  Rest
  355.8434 (100.0%)  Total

{
  totalTime: 355.879,
  maxMemory: 671604736
}
