JDF B
// Created by Version 1.3 
PROJECT SPI_WB_VHDL
DESIGN spi_wb_vhdl Normal
DEVKIT LC4256ZE-5TN144C
ENTRY Pure VHDL
STIMULUS ..\..\..\Testbench\vhdl\spi_tf.vhd
MODULE ..\..\..\Source\vhdl\spi.vhd
MODSTYLE spi Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE spi
