
Cadence Innovus(TM) Implementation System.
Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
Options:	
Date:		Wed May 28 16:31:45 2025
Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
OS:		Red Hat Enterprise Linux

License:
		[16:31:45.494497] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

		invs	Innovus Implementation System	23.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.

**INFO:  MMMC transition support version v31-84 

<CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
<CMD> suppressMessage ENCEXT-2799
<CMD> getVersion
[INFO] Loading PVS 23.10 fill procedures
<CMD> win
<CMD> editSplit
**ERROR: Design must be in memory before running "editSplit"
**ERROR: (IMPQTF-4044):	Error occurs when 'Rda_Event::keyAction main.layout.win 154 394 s Control-s {splitWire}' is executed with the error message: 'Design must be in memory before running "editSplit"'. This is probably an inner GUI action error. Use the TCL command directly instead of the GUI interactive.
<CMD> setDesignMode -process 22
##  Process: 22            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set_message -id IMPLF-200 -suppress
<CMD> set_message -id IMPLF-201 -suppress
<CMD> set_message -id IMPFP-3961 -suppress
<CMD> set_message -id IMPSP-9025 -suppress
<CMD> setDesignMode -process 22
##  Process: 22            (User Set)               
##     Node: (not set)                           

##  Check design process and node:  
##  Design tech node is not set.

Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode will be 'medium' if Quantus QRC technology file is specified else 'low'.
<CMD> set init_gnd_net gnd
<CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef}
<CMD> set init_design_settop 0
<CMD> set init_verilog ../../dc/TOP/TOP.v
<CMD> set init_mmmc_file ../scripts/mmmc_setup.tcl
<CMD> set init_pwr_net vdd
<CMD> init_design -setup view_slow_mission -hold view_fast_mission
#% Begin Load MMMC data ... (date=05/28 16:33:27, mem=1512.4M)
#% End Load MMMC data ... (date=05/28 16:33:27, total cpu=0:00:00.1, real=0:00:00.0, peak res=1513.6M, current mem=1513.6M)
rc_fast rc_slow
INFO: New setup and hold views overwrite old settings during design initialization

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...

Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...

Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
Set DBUPerIGU to M1 pitch 116.
[16:33:27.154602] Periodic Lic check successful
[16:33:27.678936] Feature usage summary:
[16:33:27.678937] Innovus_Impl_System
[16:33:27.678944] Innovus_20nm_Opt

This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)

##  Check design process and node:  
##  Design tech node is not set.

Loading view definition file from ../scripts/mmmc_setup.tcl
Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
**WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
*** End library_loading (cpu=1.51min, real=1.50min, mem=296.1M, fe_cpu=2.20min, fe_real=3.22min, fe_mem=2075.8M) ***
#% Begin Load netlist data ... (date=05/28 16:34:58, mem=1736.7M)
*** Begin netlist parsing (mem=2075.8M) ***
Created 1371 new cells from 2 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '../../dc/TOP/TOP.v'

*** Memory Usage v#2 (Current mem = 2075.785M, initial mem = 812.863M) ***
*** End netlist parsing (cpu=0:00:00.1, real=0:00:01.0, mem=2075.8M) ***
#% End Load netlist data ... (date=05/28 16:34:59, total cpu=0:00:00.1, real=0:00:01.0, peak res=1789.0M, current mem=1789.0M)
Top level cell is TOP.
Hooked 2742 DB cells to tlib cells.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell TOP ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 2743 modules.
** info: there are 1382 stdCell insts.
** info: there are 0 insts with no signal pins.

*** Memory Usage v#2 (Current mem = 2257.211M, initial mem = 812.863M) ***

Honor LEF defined pitches for advanced node
Start create_tracks
Extraction setup Started for TopCell TOP 
Initializing multi-corner RC extraction with 2 active RC Corners ...
Generating auto layer map file.
Importing multi-corner technology file(s) for preRoute extraction...
/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
Generating auto layer map file.

/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
Generating auto layer map file.

Completed (cpu: 0:00:11.3 real: 0:00:35.0)
Set Shrink Factor to 1.00000
Summary of Active RC-Corners : 
 
 Analysis View: view_slow_mission
    RC-Corner Name        : rc_slow
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
 
 Analysis View: view_fast_mission
    RC-Corner Name        : rc_fast
    RC-Corner Index       : 1
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
    RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
*Info: initialize multi-corner CTS.
Reading timing constraints file '../../dc/TOP/report/con.sdc' ...
Current (total cpu=0:02:29, real=0:03:56, peak res=3170.5M, current mem=2553.1M)
INFO (CTE): Constraints read successfully.
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2565.7M, current mem=2565.7M)
Current (total cpu=0:02:29, real=0:03:56, peak res=3170.5M, current mem=2565.7M)
Total number of combinational cells: 890
Total number of sequential cells: 456
Total number of tristate cells: 0
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 25
List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
Total number of usable buffers: 48
List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
Total number of unusable buffers: 4
List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
Total number of usable inverters: 37
List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
Total number of unusable inverters: 3
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
Total number of identified unusable delay cells: 44
All delay cells are dont_use. Buffers will be used to fix hold violations.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
*** Message Summary: 42 warning(s), 0 error(s)

<CMD> getIoFlowFlag
<CMD> setIoFlowFlag 0
<CMD> floorPlan -site GF22_DST -r 1.0 0.05 4 4 4 4
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :4.06
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :4.06
Adjusting core size to PlacementGrid : width :105.792 height : 104.8

Honor LEF defined pitches for advanced node
Start create_tracks
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
<CMD> uiSetTool select
<CMD> getIoFlowFlag
<CMD> fit

Honor LEF defined pitches for advanced node
Start create_tracks
TRACKS Y 5200 DO 30 STEP 3600 LAYER  LB ;  
TRACKS X 3658 DO 31 STEP 3600 LAYER  LB ;  
TRACKS X 1660 DO 47 STEP 2400 LAYER  QB ;  
TRACKS Y 1600 DO 47 STEP 2400 LAYER  QB ;  
TRACKS Y 1600 DO 47 STEP 2400 LAYER  QA ;  
TRACKS X 1660 DO 47 STEP 2400 LAYER  QA ;  
TRACKS X 100 DO 1265 STEP 90 LAYER  JA ;  
TRACKS Y 1300 DO 124 STEP 900 LAYER  JA ;  
TRACKS Y 130 DO 1252 STEP 90 LAYER  C5 ;  
TRACKS X 100 DO 1265 STEP 90 LAYER  C5 ;  
TRACKS X 100 DO 1265 STEP 90 LAYER  C4 ;  
TRACKS Y 130 DO 1252 STEP 90 LAYER  C4 ;  
TRACKS Y 130 DO 1252 STEP 90 LAYER  C3 ;  
TRACKS X 100 DO 1265 STEP 90 LAYER  C3 ;  
TRACKS X 100 DO 1265 STEP 90 LAYER  C2 ;  
TRACKS Y 130 DO 1252 STEP 90 LAYER  C2 ;  
TRACKS Y 130 DO 1252 STEP 90 LAYER  C1 ;  
TRACKS X 100 DO 1265 STEP 90 LAYER  C1 ;  
TRACKS X 60 DO 1424 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 1409 STEP 80 LAYER  M2 ;  
TRACKS Y 80 DO 1409 STEP 80 LAYER  M1 ;  
TRACKS X 58 DO 982 STEP 116 LAYER  M1 ;  
M1 pitch=116 (min=80) [80 130]  80  116  0  58 
M2 pitch=80 (min=80) [80 140]  80  80  80  80 
M3 pitch=90 (min=90) [90 151]  90  90  0  0 
M4 pitch=90 (min=90) [90 193]  90  90  0  0 
M5 pitch=90 (min=90) [90 153]  90  90  0  0 
M6 pitch=90 (min=90) [90 153]  90  90  0  0 
M7 pitch=90 (min=90) [90 293]  90  90  0  0 
M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
<CMD> clearGlobalNets
<CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
1382 new pwr-pin connections were made to global net 'vdd'.
<CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
1382 new gnd-pin connections were made to global net 'gnd'.
<CMD> applyGlobalNets
*** Checked 2 GNC rules.
*** Applying global-net connections...
1382 new pwr-pin connections were made to global net 'vdd'.
1382 new gnd-pin connections were made to global net 'gnd'.
*** Applied 2 GNC rules (cpu = 0:00:00.0)
<CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 1.0 -spacing 0.4 -offset 0.4
#% Begin addRing (date=05/28 16:35:42, mem=2598.4M)


viaInitial starts at Wed May 28 16:35:42 2025
viaInitial ends at Wed May 28 16:35:42 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2707.2M)
Ring generation is complete.
vias are now being generated.
addRing created 8 wires.
ViaGen created 8 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |        4       |       NA       |
|   V1   |        8       |        0       |
|   M2   |        4       |       NA       |
+--------+----------------+----------------+
#% End addRing (date=05/28 16:35:42, total cpu=0:00:00.1, real=0:00:00.0, peak res=2600.6M, current mem=2600.6M)
<CMD> sroute -nets {vdd gnd}
#% Begin sroute (date=05/28 16:35:42, mem=2600.6M)
*** Begin SPECIAL ROUTE on Wed May 28 16:35:42 2025 ***
SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
SPECIAL ROUTE ran on machine: bioeebeanie.bioeelocal (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.69Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "vdd gnd"
routeSpecial set to true
srouteConnectConverterPin set to false
srouteFollowCorePinEnd set to 3
srouteJogControl set to "preferWithChanges differentLayer"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1057.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
**WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
Read in 23 layers, 11 routing layers, 1 overlap layer
Read in 1371 macros, 58 used
Read in 56 components
  56 core components: 56 unplaced, 0 placed, 0 fixed
Read in 12 logical pins
Read in 12 nets
Read in 2 special nets, 2 routed
Read in 112 terminals
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
**WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
**WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
2 nets selected.

Begin power routing ...
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
**WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
**WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
Type 'man IMPSR-1256' for more detail.
Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
CPU time for vdd FollowPin 0 seconds
CPU time for gnd FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 390
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
  Number of Followpin connections: 195
End power routing: cpu: 0:00:01, real: 0:00:00, peak: 1115.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

sroute created 585 wires.
ViaGen created 390 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
|   M1   |       585      |       NA       |
|   V1   |       390      |        0       |
+--------+----------------+----------------+
#% End sroute (date=05/28 16:35:43, total cpu=0:00:01.6, real=0:00:02.0, peak res=2639.0M, current mem=2639.0M)
<CMD> saveDesign floorplan.inn
#% Begin save design ... (date=05/28 16:35:44, mem=2642.4M)
% Begin Save ccopt configuration ... (date=05/28 16:35:44, mem=2642.4M)
% End Save ccopt configuration ... (date=05/28 16:35:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=2642.4M, current mem=2639.9M)
% Begin Save netlist data ... (date=05/28 16:35:44, mem=2640.0M)
Writing Binary DB to floorplan.inn.dat/TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 16:35:44, total cpu=0:00:00.1, real=0:00:00.0, peak res=2640.1M, current mem=2640.1M)
Saving symbol-table file ...
Saving congestion map file floorplan.inn.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 16:35:44, mem=2640.3M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 16:35:45, total cpu=0:00:00.5, real=0:00:01.0, peak res=2640.3M, current mem=2640.0M)
Saving preference file floorplan.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 16:35:45, mem=2646.7M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 16:35:46, total cpu=0:00:00.1, real=0:00:01.0, peak res=2646.7M, current mem=2646.7M)
Saving PG file floorplan.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 16:35:46 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=2739.1M) ***
*info - save blackBox cells to lef file floorplan.inn.dat/TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/28 16:35:46, mem=2646.9M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/28 16:35:46, total cpu=0:00:00.0, real=0:00:00.0, peak res=2646.9M, current mem=2646.9M)
% Begin Save routing data ... (date=05/28 16:35:46, mem=2646.9M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=2739.1M) ***
% End Save routing data ... (date=05/28 16:35:46, total cpu=0:00:00.1, real=0:00:00.0, peak res=2647.0M, current mem=2647.0M)
Saving property file floorplan.inn.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:01.0 mem=2742.1M) ***
Saving preRoute extracted patterns in file 'floorplan.inn.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'floorplan.inn.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/28 16:35:47, mem=2650.1M)
% End Save power constraints data ... (date=05/28 16:35:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=2650.2M, current mem=2650.2M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design floorplan.inn.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=05/28 16:35:48, total cpu=0:00:02.3, real=0:00:04.0, peak res=2651.8M, current mem=2651.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> checkDesign -all
Creating directory checkDesign.
Estimated cell power/ground rail width = 0.075 um

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
**Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!

**Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!

Begin checking placement ... (start mem=2795.4M, init mem=3060.9M)
*info: Recommended don't use cell = 0           
*info: Placed = 0             
*info: Unplaced = 1382        
Placement Density:4.99%(553/11082)
Placement Density (including fixed std cells):4.99%(553/11082)
Finished checkPlace (total: cpu=0:00:03.7, real=0:00:04.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3060.9M)
Design: TOP

------ Design Summary:
Total Standard Cell Number   (cells) : 1382
Total Block Cell Number      (cells) : 0
Total I/O Pad Cell Number    (cells) : 0
Total Standard Cell Area     ( um^2) : 553.99
Total Block Cell Area        ( um^2) : 0.00
Total I/O Pad Cell Area      ( um^2) : 0.00

------ Design Statistics:

Number of Instances            : 1382
Number of Non-uniquified Insts : 1369
Number of Nets                 : 1405
Average number of Pins per Net : 3.42
Maximum number of Pins in Net  : 225

------ I/O Port summary

Number of Primary I/O Ports    : 12
Number of Input Ports          : 8
Number of Output Ports         : 4
Number of Bidirectional Ports  : 0
Number of Power/Ground Ports   : 0
Number of Floating Ports                     *: 0
Number of Ports Connected to Multiple Pads   *: 0
Number of Ports Connected to Core Instances   : 12
**WARN: (IMPREPO-202):	There are 12 Ports connected to core instances.

------ Design Rule Checking:

Number of Output Pins connect to Power/Ground *: 0
Number of Insts with Input Pins tied together ?: 14
Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
Number of Input/InOut Floating Pins            : 0
Number of Output Floating Pins                 : 0
Number of Output Term Marked TieHi/Lo         *: 0

**WARN: (IMPREPO-216):	There are 14 Instances with input pins tied together.
Number of nets with tri-state drivers          : 0
Number of nets with parallel drivers           : 0
Number of nets with multiple drivers           : 0
Number of nets with no driver (No FanIn)       : 0
Number of Output Floating nets (No FanOut)     : 0
Number of High Fanout nets (>50)               : 1
**WARN: (IMPREPO-227):	There are 1 High Fanout nets (>50).
**WARN: (IMPREPO-213):	There are 12 I/O Pins connected to Non-IO Insts.
Checking for any assigns in the netlist...
  No assigns found.
Checking routing tracks.....
Checking other grids.....
Checking FINFET Grid is on Manufacture Grid.....

Checking core/die box is on Grid.....

WARNING (IMPFP-7237): CORE's corner: (109.8520000000 , 108.7600000000) is NOT on PlacementGrid,  Please use command getFPlanMode to check current Grid settings, use command setFPlanMode to change which grid to snap to. And use command get_snap_grid_info to get grids' offset and pitch. Command floorPlan can be used to fix this issue.
Checking snap rule ......

Checking Row is on grid......

Checking AreaIO row.....
Checking routing blockage.....
Checking components.....
Checking constraints (guide/region/fence).....
Checking groups.....
Checking Ptn Core Box.....

Checking Preroutes.....
No. of regular pre-routes not on tracks : 0 
 Design check done.
Report saved in file checkDesign/TOP.main.htm.ascii

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPREPO-227          1  There are %d High Fanout nets (>50).     
WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
WARNING   IMPREPO-216          1  There are %d Instances with input pins t...
WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 358 warning(s), 0 error(s)

<CMD> check_timing
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3093.27 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3222.23)
Total number of fetched objects 1403
End delay calculation. (MEM=2710.29 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2660.85 CPU=0:00:15.3 REAL=0:00:21.0)
     +------------------------------------------+ 
     |           TIMING CHECK SUMMARY           | 
     |------------------------------------------| 
     |  Warning |      Warning       |  Number  | 
     |          |    Description     |    of    | 
     |          |                    | Warnings | 
     |----------+--------------------+----------| 
     | no_drive | No drive assertion |        8 | 
     +------------------------------------------+ 
<CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
*** timeDesign #1 [begin] () : totSession cpu/real = 0:02:54.8/0:04:26.3 (0.7), mem = 3165.1M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
INFO: setAnalysisMode clkSrcPath true -> false
INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3103.02 CPU=0:00:00.0 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3219.28)
Total number of fetched objects 1403
End delay calculation. (MEM=3321.27 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=2659.81 CPU=0:00:02.2 REAL=0:00:04.0)
*** Done Building Timing Graph (cpu=0:00:03.0 real=0:00:05.0 totSessionCpu=0:02:58 mem=3198.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.752  | 49.752  | 49.770  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 4.999%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 4.04 sec
Total Real time: 6.0 sec
Total Memory Usage: 3117.054688 Mbytes
*** timeDesign #1 [finish] () : cpu/real = 0:00:03.9/0:00:05.9 (0.7), totSession cpu/real = 0:02:58.7/0:04:32.2 (0.7), mem = 3117.1M
<CMD> timeDesign -preplace -hold -prefix preplace_hold -outDir timingReports
*** timeDesign #2 [begin] () : totSession cpu/real = 0:02:58.7/0:04:32.2 (0.7), mem = 3117.1M
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
INFO: setAnalysisMode checkType setup -> hold

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3228.09)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1403
End delay calculation. (MEM=3252.64 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3252.64 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:00.8 real=0:00:01.0 totSessionCpu=0:03:00 mem=3207.9M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.108  | -0.070  | -0.108  |
|           TNS (ns):| -23.456 | -11.623 | -13.132 |
|    Violating Paths:|   450   |   221   |   256   |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 4.999%
------------------------------------------------------------------
Resetting back High Fanout Nets as non-ideal
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Reported timing to dir timingReports
Total CPU time: 1.43 sec
Total Real time: 2.0 sec
Total Memory Usage: 3122.335938 Mbytes
*** timeDesign #2 [finish] () : cpu/real = 0:00:01.4/0:00:01.5 (0.9), totSession cpu/real = 0:03:00.1/0:04:33.7 (0.7), mem = 3122.3M
<CMD> setPlaceMode -place_global_cong_effort high
<CMD> setPlaceMode -place_global_clock_power_driven true
<CMD> setPlaceMode -place_global_clock_power_driven_effort high
<CMD> setPlaceMode -placeIOPins true -checkRoute true
<CMD> place_opt_design
#% Begin place_opt_design (date=05/28 16:36:23, mem=3211.9M)
**INFO: User settings:
setDesignMode -process                                22
setExtractRCMode -coupling_c_th                       3
setExtractRCMode -relative_c_th                       0.03
setExtractRCMode -total_c_th                          5
setDelayCalMode -enable_high_fanout                   true
setDelayCalMode -engine                               aae
setDelayCalMode -ignoreNetLoad                        true
setDelayCalMode -socv_accuracy_mode                   low
setPlaceMode -place_detail_check_route                true
setPlaceMode -place_detail_dpt_flow                   true
setPlaceMode -place_global_clock_power_driven         true
setPlaceMode -place_global_clock_power_driven_effort  high
setPlaceMode -place_global_cong_effort                high
setPlaceMode -place_global_place_io_pins              true
setAnalysisMode -analysisType                         bcwc
setAnalysisMode -checkType                            setup
setAnalysisMode -clkSrcPath                           false
setAnalysisMode -clockPropagation                     forcedIdeal

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:03:00.3/0:04:33.8 (0.7), mem = 3122.3M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
Starting place_opt_design V2 flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:00.5/0:04:34.1 (0.7), mem = 3122.3M
*** Start deleteBufferTree ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist

*summary: 279 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.2) ***
Effort level <high> specified for tdgp_reg2reg_default path_group
Deleted 0 physical inst  (cell - / prefix -).
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
No user-set net weight.
Net fanout histogram:
2		: 469 (41.0%) nets
3		: 337 (29.5%) nets
4     -	14	: 323 (28.3%) nets
15    -	39	: 12 (1.0%) nets
40    -	79	: 0 (0.0%) nets
80    -	159	: 0 (0.0%) nets
160   -	319	: 2 (0.2%) nets
320   -	639	: 0 (0.0%) nets
640   -	1279	: 0 (0.0%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=1122 (0 fixed + 1122 movable) #buf cell=0 #inv cell=189 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=1143 #term=4281 #term/net=3.75, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=12
stdCell: 1122 single + 0 double + 0 multi
Total standard cell length = 0.9536 (mm), area = 0.0005 (mm^2)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Average module density = 0.046.
Density for the design = 0.046.
       = stdcell_area 8221 sites (515 um^2) / alloc_area 176928 sites (11083 um^2).
Pin Density = 0.02420.
            = total # of pins 4281 / total area 176928.
=== lastAutoLevel = 9 
Clock gating cells determined by native netlist tracing.
Iteration  1: Total net bbox = 1.513e-10 (0.00e+00 1.51e-10)
              Est.  stn bbox = 1.598e-10 (0.00e+00 1.60e-10)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3159.0M
Iteration  2: Total net bbox = 1.513e-10 (0.00e+00 1.51e-10)
              Est.  stn bbox = 1.598e-10 (0.00e+00 1.60e-10)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3159.0M
*** Distribution of endpoint levels
  [0-9]: 296 / 450 = 65.78%
  [10-19]: 87 / 450 = 19.33%
  [20-29]: 33 / 450 = 7.33%
  [30-39]: 7 / 450 = 1.56%
  [40-49]: 5 / 450 = 1.11%
  [50-59]: 8 / 450 = 1.78%
  [60-69]: 0 / 450 = 0.00%
  [70-79]: 0 / 450 = 0.00%
  [80-89]: 0 / 450 = 0.00%
  [90+]: 14 / 450 = 3.11%
Max Level = 219, on sh_sync_inst/avg_interval_reg[0]/D
*** Finished SKP initialization (cpu=0:00:11.0, real=0:00:11.0)***
SKP will use view:
  view_slow_mission
Iteration  3: Total net bbox = 6.091e+01 (3.40e+01 2.69e+01)
              Est.  stn bbox = 7.263e+01 (4.06e+01 3.21e+01)
              cpu = 0:00:11.2 real = 0:00:11.0 mem = 3621.2M
Iteration  4: Total net bbox = 4.821e+01 (2.69e+01 2.13e+01)
              Est.  stn bbox = 5.780e+01 (3.24e+01 2.54e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3623.7M
Iteration  5: Total net bbox = 4.821e+01 (2.69e+01 2.13e+01)
              Est.  stn bbox = 5.780e+01 (3.24e+01 2.54e+01)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3623.7M
Iteration  6: Total net bbox = 2.769e+03 (1.43e+03 1.33e+03)
              Est.  stn bbox = 3.385e+03 (1.73e+03 1.65e+03)
              cpu = 0:00:01.5 real = 0:00:02.0 mem = 3582.7M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.47 MB )
Iteration  7: Total net bbox = 3.586e+03 (1.76e+03 1.83e+03)
              Est.  stn bbox = 4.399e+03 (2.06e+03 2.34e+03)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 3581.7M
Iteration  8: Total net bbox = 3.586e+03 (1.76e+03 1.83e+03)
              Est.  stn bbox = 4.399e+03 (2.06e+03 2.34e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3581.7M
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Iteration  9: Total net bbox = 3.888e+03 (1.96e+03 1.93e+03)
              Est.  stn bbox = 4.663e+03 (2.30e+03 2.36e+03)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 3581.7M
Iteration 10: Total net bbox = 3.888e+03 (1.96e+03 1.93e+03)
              Est.  stn bbox = 4.663e+03 (2.30e+03 2.36e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3581.7M
Iteration 11: Total net bbox = 4.338e+03 (1.97e+03 2.37e+03)
              Est.  stn bbox = 5.078e+03 (2.30e+03 2.78e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 3613.8M
Iteration 12: Total net bbox = 4.574e+03 (2.19e+03 2.38e+03)
              Est.  stn bbox = 5.364e+03 (2.53e+03 2.83e+03)
              cpu = 0:00:03.1 real = 0:00:03.0 mem = 3581.7M
Iteration 13: Total net bbox = 4.574e+03 (2.19e+03 2.38e+03)
              Est.  stn bbox = 5.364e+03 (2.53e+03 2.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3581.7M
Iteration 14: Total net bbox = 4.574e+03 (2.19e+03 2.38e+03)
              Est.  stn bbox = 5.364e+03 (2.53e+03 2.83e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3581.7M
Finished Global Placement (cpu=0:00:19.1, real=0:00:20.0, mem=3581.7M)
Keep Tdgp Graph and DB for later use
Info: 0 clock gating cells identified, 0 (on average) moved 0/5
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:03:20 mem=3581.7M) ***
Total net bbox length = 4.575e+03 (2.194e+03 2.381e+03) (ext = 1.545e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1122 insts, mean move: 0.24 um, max move: 3.86 um 
	Max move on inst (U980): (58.41, 12.98) --> (54.75, 13.18)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3549.7MB
Summary Report:
Instances move: 1122 (out of 1122 movable)
Instances flipped: 0
Mean displacement: 0.24 um
Max displacement: 3.86 um (Instance: U980) (58.413, 12.979) -> (54.752, 13.18)
	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 4.325e+03 (1.945e+03 2.380e+03) (ext = 1.551e+02)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3549.7MB
*** Finished refinePlace (0:03:21 mem=3549.7M) ***
*** Finished Initial Placement (cpu=0:00:19.8, real=0:00:20.0, mem=3545.7M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
Completed IO pin assignment.
Effort level <high> specified for tdgp_reg2reg_default path_group

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 12517
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1143 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1143
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.127840e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       122( 1.11%)         2( 0.02%)   ( 1.13%) 
[NR-eGR]      C1 ( 3)        70( 0.64%)         6( 0.05%)   ( 0.70%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       192( 0.21%)         8( 0.01%)   ( 0.22%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.07 sec, Real: 0.07 sec, Curr Mem: 3.45 MB )
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3567.7M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 361um, number of vias: 498
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1370  5078 
[NR-eGR]  C1  (3V)          2126  2062 
[NR-eGR]  C2  (4H)          1379   936 
[NR-eGR]  C3  (5V)          1016    30 
[NR-eGR]  C4  (6H)             4     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5896  9561 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4324um
[NR-eGR] Total length: 5896um, number of vias: 9561
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.04 seconds, mem = 3583.7M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:00.2, real=0:00:01.0)***
Tdgp not enabled or already been cleared! skip clearing
**placeDesign ... cpu = 0: 0:21, real = 0: 0:22, mem = 3562.7M **
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:20.8/0:00:21.7 (1.0), totSession cpu/real = 0:03:21.4/0:04:55.8 (0.7), mem = 3562.7M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3578.2M, totSessionCpu=0:03:21 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:21.4/0:04:55.8 (0.7), mem = 3560.7M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:00:13, real = 0:00:36, mem = 3583.9M, totSessionCpu=0:03:34 **
#optDebug: { P: 22 W: 4195 FE: standard PE: none LDR: 1}
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.52 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.52 MB )
[NR-eGR] Read rows... (mem=3.5M)
[NR-eGR] Done Read rows (cpu=0.000s, mem=3.5M)

[NR-eGR] Read module constraints... (mem=3.5M)
[NR-eGR] Done Read module constraints (cpu=0.000s, mem=3.5M)

[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 12517
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1143 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1143
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1143 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.166720e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       127( 1.15%)         2( 0.02%)   ( 1.17%) 
[NR-eGR]      C1 ( 3)        73( 0.67%)         3( 0.03%)   ( 0.70%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       200( 0.22%)         5( 0.01%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 370um, number of vias: 493
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1376  5042 
[NR-eGR]  C1  (3V)          2123  2064 
[NR-eGR]  C2  (4H)          1401   992 
[NR-eGR]  C3  (5V)          1037    28 
[NR-eGR]  C4  (6H)             3     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5941  9581 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4324um
[NR-eGR] Total length: 5941um, number of vias: 9581
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.15 sec, Curr Mem: 3.53 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.53 MB )
Extraction called for design 'TOP' of instances=1122 and nets=1145 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3658.082M)

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3717.14)
Total number of fetched objects 1143
End delay calculation. (MEM=3724.5 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3724.5 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:03:40 mem=3718.6M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.707  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      2 (2)       |   -0.273   |      2 (2)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |     98 (98)      |    -220    |     99 (99)      |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.647%
------------------------------------------------------------------
**optDesign ... cpu = 0:00:19, real = 0:00:42, mem = 3716.3M, totSessionCpu=0:03:40 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:18.8/0:00:42.7 (0.4), totSession cpu/real = 0:03:40.2/0:05:38.5 (0.7), mem = 3666.7M
** INFO : this run is activating medium effort placeOptDesign flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting optimizing excluded clock nets MEM= 3666.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3666.7M) ***
The useful skew maximum allowed delay is: 0.3
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:41.1/0:05:39.5 (0.7), mem = 3666.7M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Footprint cell information for calculating maxBufDist
*info: There are 20 candidate Buffer cells
*info: There are 20 candidate Inverter cells

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.2/0:00:04.2 (1.0), totSession cpu/real = 0:03:45.3/0:05:43.7 (0.7), mem = 3683.5M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:45.5/0:05:44.0 (0.7), mem = 3683.5M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:03:46.8/0:05:45.2 (0.7), mem = 3682.7M
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:47.2/0:05:45.6 (0.7), mem = 3682.7M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     3|     3|    -0.27|    98|    98|     0|     0|    49.71|     0.00|       0|       0|       0|  4.65%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.33|     0.00|       6|       0|       0|  4.66%| 0:00:00.0|  3784.4M|
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.33|     0.00|       0|       0|       0|  4.66%| 0:00:00.0|  3784.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=3784.4M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.8/0:00:03.8 (1.0), totSession cpu/real = 0:03:51.0/0:05:49.5 (0.7), mem = 3703.4M
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:00:30, real = 0:00:53, mem = 3728.5M, totSessionCpu=0:03:51 **

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:51.4/0:05:49.9 (0.7), mem = 3761.6M


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|   0.000|   0.000|    4.66%|   0:00:00.0| 3761.6M|view_slow_mission|       NA| NA                                      |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3761.6M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3761.6M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.6 (1.0), totSession cpu/real = 0:03:56.0/0:05:54.4 (0.7), mem = 3699.6M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:03:56.8/0:05:55.3 (0.7), mem = 3757.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.66
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    4.66%|        -|   0.000|   0.000|   0:00:00.0| 3759.8M|
|    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3759.8M|
|    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3759.8M|
|    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3759.8M|
|    4.66%|        1|   0.000|   0.000|   0:00:00.0| 3778.8M|
|    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3778.8M|
|    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3778.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.66
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:02.9) (real = 0:00:03.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:03:59.8/0:05:58.2 (0.7), mem = 3778.8M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3701.84M, totSessionCpu=0:04:00).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:00.1/0:05:58.5 (0.7), mem = 3701.8M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.57 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 12531
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1149
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1149 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.136480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       124( 1.13%)         3( 0.03%)   ( 1.15%) 
[NR-eGR]      C1 ( 3)        74( 0.68%)         4( 0.04%)   ( 0.71%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       198( 0.22%)         7( 0.01%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.09 sec, Curr Mem: 3.57 MB )
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3704.9M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.57 MB )
SKP will use view:
  view_slow_mission
Iteration  7: Total net bbox = 3.474e+03 (1.59e+03 1.89e+03)
              Est.  stn bbox = 4.270e+03 (1.91e+03 2.36e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 3701.4M
Iteration  8: Total net bbox = 3.935e+03 (1.81e+03 2.12e+03)
              Est.  stn bbox = 4.774e+03 (2.16e+03 2.62e+03)
              cpu = 0:00:01.1 real = 0:00:01.0 mem = 3685.4M
Iteration  9: Total net bbox = 4.336e+03 (2.02e+03 2.32e+03)
              Est.  stn bbox = 5.177e+03 (2.36e+03 2.81e+03)
              cpu = 0:00:03.2 real = 0:00:03.0 mem = 3685.4M
Iteration 10: Total net bbox = 4.548e+03 (2.11e+03 2.44e+03)
              Est.  stn bbox = 5.394e+03 (2.45e+03 2.94e+03)
              cpu = 0:00:02.2 real = 0:00:02.0 mem = 3692.5M
Iteration 11: Total net bbox = 4.534e+03 (2.09e+03 2.44e+03)
              Est.  stn bbox = 5.379e+03 (2.44e+03 2.94e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 3701.5M
Move report: Timing Driven Placement moves 1128 insts, mean move: 1.67 um, max move: 7.60 um 
	Max move on inst (tx_buf_inst/buffer_reg[1]): (58.12, 10.48) --> (54.84, 6.16)

Finished Incremental Placement (cpu=0:00:09.0, real=0:00:09.0, mem=3685.5M)
Begin: Reorder Scan Chains
End: Reorder Scan Chains

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:04:10 mem=3685.5M) ***
Total net bbox length = 4.745e+03 (2.296e+03 2.449e+03) (ext = 1.316e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1128 insts, mean move: 0.20 um, max move: 2.92 um 
	Max move on inst (U1974): (61.30, 26.60) --> (58.46, 26.68)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3653.4MB
Summary Report:
Instances move: 1128 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.20 um
Max displacement: 2.92 um (Instance: U1974) (61.303, 26.6) -> (58.464, 26.68)
	Length: 4 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_OAI21_0P75
Physical-only instances move: 0 (out of 0 movable physical-only)
Total net bbox length = 4.478e+03 (2.016e+03 2.461e+03) (ext = 1.284e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3653.4MB
*** Finished refinePlace (0:04:10 mem=3653.4M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 12531
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1149
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1149 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.284440e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       124( 1.13%)         7( 0.06%)   ( 1.19%) 
[NR-eGR]      C1 ( 3)        53( 0.49%)         1( 0.01%)   ( 0.49%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       177( 0.20%)         8( 0.01%)   ( 0.21%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.52 MB )
Early Global Route congestion estimation runtime: 0.10 seconds, mem = 3657.5M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 375um, number of vias: 509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1465  5098 
[NR-eGR]  C1  (3V)          2292  1916 
[NR-eGR]  C2  (4H)          1371   796 
[NR-eGR]  C3  (5V)           886    34 
[NR-eGR]  C4  (6H)             4     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         6016  9299 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4478um
[NR-eGR] Total length: 6016um, number of vias: 9299
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.06 seconds, mem = 3673.5M
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:09.9, real=0:00:10.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3673.5M)
Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3673.457M)
**optDesign ... cpu = 0:00:49, real = 0:01:13, mem = 3687.8M, totSessionCpu=0:04:10 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3729.16)
Total number of fetched objects 1149
End delay calculation. (MEM=3733.29 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3733.29 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:04:11 mem=3740.0M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:11.6/0:00:12.2 (0.9), totSession cpu/real = 0:04:11.7/0:06:10.7 (0.7), mem = 3664.0M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Reclaim Optimization
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:12.3/0:06:11.4 (0.7), mem = 3738.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 4.66
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|    4.66%|        -|   0.000|   0.000|   0:00:00.0| 3754.2M|
|    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3754.2M|
|    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3754.2M|
|    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3754.2M|
|    4.66%|        0|   0.000|   0.000|   0:00:00.0| 3754.2M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 4.66
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.6) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (3754.2M) ***


*** Finish Physical Update (cpu=0:00:00.3 real=0:00:00.0 mem=3754.2M) ***
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.8 (1.0), totSession cpu/real = 0:04:13.2/0:06:12.2 (0.7), mem = 3754.2M
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=3688.21M, totSessionCpu=0:04:13).
Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:04:13.5/0:06:12.5 (0.7), mem = 3688.2M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.34|     0.00|       0|       0|       0|  4.66%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.34|     0.00|       0|       0|       0|  4.66%| 0:00:00.0|  3746.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=3746.4M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:04:14.8/0:06:13.8 (0.7), mem = 3688.4M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
Register exp ratio and priority group on 0 nets on 1149 nets : 

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'TOP' of instances=1128 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3667.004M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view view_slow_mission:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3722.18)
Total number of fetched objects 1149
End delay calculation. (MEM=3728.39 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3728.39 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:04:17 mem=3716.5M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:55, real = 0:01:20, mem = 3718.2M, totSessionCpu=0:04:17 **


------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.336  | 49.713  | 49.336  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   49.707 |           |        0 |        4.65 |            |              | 0:00:01  |        3674 |    0 |   2 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:05  |        3684 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:01  |        3683 |      |     |
| drv_fixing_2            |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:05  |        3703 |    0 |   0 |
| global_opt              |           |   49.325 |           |        0 |        4.66 |            |              | 0:00:05  |        3700 |      |     |
| area_reclaiming         |     0.000 |   49.325 |         0 |        0 |        4.66 |            |              | 0:00:03  |        3702 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:13  |        3705 |      |     |
| area_reclaiming_2       |    49.713 |   49.336 |         0 |        0 |        4.66 |            |              | 0:00:01  |        3688 |      |     |
| drv_eco_fixing          |    49.713 |   49.336 |         0 |        0 |        4.66 |            |              | 0:00:01  |        3688 |    0 |   0 |
| final_summary           |    49.713 |   49.336 |           |        0 |        4.66 |            |              | 0:00:04  |        3671 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:00:57, real = 0:01:24, mem = 3719.8M, totSessionCpu=0:04:18 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 1780.08MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
**place_opt_design ... cpu = 0:01:21, real = 0:02:29, mem = 3569.7M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 7 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:01:21.4/0:02:29.2 (0.5), totSession cpu/real = 0:04:21.7/0:07:03.0 (0.6), mem = 3569.7M
#% End place_opt_design (date=05/28 16:38:52, total cpu=0:01:22, real=0:02:29, peak res=3746.1M, current mem=3611.3M)
<CMD> addTieHiLo -cell {UDB116SVT24_TIE0_ECOCT_1 UDB116SVT24_TIE1_ECOCT_1}

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Options: No distance constraint, No Fan-out constraint.
INFO: Total Number of Tie Cells (UDB116SVT24_TIE0_ECOCT_1) placed: 0  
INFO: Total Number of Tie Cells (UDB116SVT24_TIE1_ECOCT_1) placed: 0  
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_16 16
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_8 8
<CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_4 4
<CMD> addDeCap -totCap 5000

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Add decoupling capacitance in area (4.06 4) (109.852 108.76).
Total decoupling capacitance threshold is 5000 fF.
The capacitance of the already placed decoupling capacitance instances is 0 fF.
The decoupling capacitance needed is 5000 fF.
Add decoupling capacitance cells with low effort (homogeneous) approach.
Iteration 0:
   Added 313 instances (5000 fF).
   Checking for DRC violations on added decoupling instances.
   Found 30 DRC violations. (CPU 0:00:00.3)
   Deleted 6 instances (96 fF) due to DRC violation.
Iteration 1:
   Added 12 instances (96 fF).
   Checking for DRC violations on added decoupling instances.
   Found 0 DRC violations. (CPU 0:00:00.1)
Added 319 decoupling capacitance instances. Total capacitance is 5000 fF.
<CMD> reportCongestion -overflow
Usage: (0.7%H 0.8%V) = (2.971e+03um 3.473e+03um) = (2751 3216)
Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
--------------------------------------
  5:	11130	100.00%	11130	100.00%
<CMD> timeDesign -preCTS -prefix preCTS_setup -outDir timingReports
*** timeDesign #3 [begin] () : totSession cpu/real = 0:04:22.9/0:07:04.2 (0.6), mem = 3568.9M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3568.9M)


------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.336  | 49.713  | 49.336  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
       (11.725% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 0.84 sec
Total Real time: 3.0 sec
Total Memory Usage: 3569.96875 Mbytes
*** timeDesign #3 [finish] () : cpu/real = 0:00:00.8/0:00:03.1 (0.3), totSession cpu/real = 0:04:23.7/0:07:07.4 (0.6), mem = 3570.0M
<CMD> timeDesign -preCTS -hold -prefix preCTS_hold -outDir timingReports
*** timeDesign #4 [begin] () : totSession cpu/real = 0:04:23.8/0:07:07.4 (0.6), mem = 3570.0M
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3552.5M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3613.2)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1149
End delay calculation. (MEM=3618.69 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3618.69 CPU=0:00:00.5 REAL=0:00:00.0)
Turning on fast DC mode.
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:04:26 mem=3616.7M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.098  | -0.069  | -0.098  |
|           TNS (ns):| -10.927 | -10.413 | -1.254  |
|    Violating Paths:|   253   |   221   |   57    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 4.660%
       (11.725% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.07 sec
Total Real time: 3.0 sec
Total Memory Usage: 3538.183594 Mbytes
*** timeDesign #4 [finish] () : cpu/real = 0:00:02.1/0:00:02.2 (0.9), totSession cpu/real = 0:04:25.8/0:07:09.6 (0.6), mem = 3538.2M
<CMD> setDesignMode -powerEffort high
<CMD> setOptMode -leakageToDynamicRatio 0.5
<CMD> optPower -preCTS
*** optPower #1 [begin] () : totSession cpu/real = 0:04:25.8/0:07:09.6 (0.6), mem = 3538.2M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3611.92)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1149
End delay calculation. (MEM=3619.72 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3619.72 CPU=0:00:00.4 REAL=0:00:01.0)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
**INFO: No dynamic/leakage power view specified, setting up the setup view "view_slow_mission" as power view
** WARN:  (VOLTUS_POWR-3212): The 'set_power_analysis_mode -leakage_power_view |-dynamic_power_view|-analysis_view' will be obsolete in 18.20 release. Use 'set_analysis_view -leakage <> | -dynamic <>' to set leakage and dynamic power views.

clk(10MHz) 
Starting Levelizing
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT)
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 10%
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 20%
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 30%
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 40%
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 50%
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 60%
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 70%
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 80%
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 90%

Finished Levelizing
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT)

Starting Activity Propagation
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT)
** INFO:  (VOLTUS_POWR-1356): No default input activity has been set. Defaulting to 0.2.
Use 'set_default_switching_activity -input_activity' command to change the default activity value.

2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 10%
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT): 20%

Finished Activity Propagation
2025-May-28 16:39:00 (2025-May-28 20:39:00 GMT)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3796.1M, totSessionCpu=0:12:19 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.336  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
       (11.725% with Fillers)
------------------------------------------------------------------
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

 Design has 1141 nets in selected transition density range, driven by 162 HVT insts, 0 MVT insts and 979 LVT insts

Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4

Power Net Detected:
        Voltage	    Name
             0V	    gnd
          0.72V	    vdd
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd

Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.00MB/6463.03MB/3797.01MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.02MB/6463.03MB/3797.03MB)

Begin Processing Timing Window Data for Power Calculation

clk(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.03MB/6463.03MB/3797.03MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.05MB/6463.03MB/3797.05MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT)
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 10%
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 20%

Finished Activity Propagation
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.07MB/6463.03MB/3797.07MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT)
 ... Calculating switching power
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 10%
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 20%
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 30%
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 40%
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 50%
 ... Calculating internal and leakage power
** WARN:  (VOLTUS_POWR-2047): The power pin of the following cells is unable to make a connection with the external/physical rail for the cell instance in the design. Check that the PG pin name given in the .lib file is consistent with the PG pin name in the LEF file, and that the connections of the PG pin in .lib to the external rail have been specified. The power will be assigned to the default rail instead of the actual rail.

POWER LEVEL         CELL                              INSTANCE
VNW_P               UDB116SVT24_BUF_1P5               FE_OFC5_RX
VNW_P               UDB116SVT24_INV_0P75              FE_DBTC18_n711
VNW_P               UDB116SVT24_FDPCBQ_1              \fsm_sync_inst/sh_en_prev_reg 
VNW_P               UDB116SVT24_FDNQ_V2_1             \fsm_sync_inst/state_neg_reg 
VNW_P               UDB116SVT24_FDPRBQ_V2_1           \sh_sync_inst/interval_sum_reg[28] 
VNW_P               UDB116SVT24_FDPSBQ_1              \sh_sync_inst/sh_en_done_reg 
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 60%
VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U2 
VNW_P               UDB116SVT24_FDPQ_V2_4             \fsm_sync_inst/state_pos_reg 
VNW_P               UDB116SVT24_OR2_0P75              U890
VNW_P               UDB116SVT24_AN2_1                 U1077
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 70%
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 80%
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT): 90%

Finished Calculating power
2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.49MB/6463.03MB/3797.49MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3797.49MB/6463.03MB/3797.56MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.56MB/6463.03MB/3797.56MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3797.56MB/6463.03MB/3797.57MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3797.64MB/6463.03MB/3797.64MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-28 16:46:52 (2025-May-28 20:46:52 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00499203 	    7.6295%
Total Switching Power:       0.00179409 	    2.7420%
Total Leakage Power:         0.05864421 	   89.6285%
Total Power:                 0.06543033
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004008   0.0002691     0.02792      0.0322       49.21
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.008986    0.008986       13.73
Combinational                  0.0009838    0.001525     0.02174     0.02425       37.05
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004992    0.001794     0.05864     0.06543         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.004992    0.001794     0.05864     0.06543         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_4):        0.0002067
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_4):        0.0001781
*                Total Cap:      2.02929e-12 F
*                Total instances in design:  1447
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:   319
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3798.04MB/6463.03MB/3798.11MB)



**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.336|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.336|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (optPower #1) : totSession cpu/real = 0:12:24.5/0:15:07.4 (0.8), mem = 3746.8M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00511802, 0.00241542, 0.0583278, 0.0658612
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 11.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   11.72%|        -|   0.000|   0.000|   0:00:00.0| 3942.1M|
|   11.72%|       27|   0.000|   0.000|   0:00:02.0| 3950.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.72
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:03.6) (real = 0:00:04.0) **
(I,S,L,T): view_slow_mission: 0.00511532, 0.00241238, 0.0582731, 0.0658008
*** PowerOpt #1 [finish] (optPower #1) : cpu/real = 0:00:03.6/0:00:03.7 (1.0), totSession cpu/real = 0:12:28.2/0:15:11.1 (0.8), mem = 3950.1M
Checking setup slack degradation ...
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT)
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 10%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 20%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 30%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 40%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 50%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 60%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 70%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 80%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 90%

Finished Levelizing
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT)

Starting Activity Propagation
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT)
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 10%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 20%

Finished Activity Propagation
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.04MB/6697.36MB/3932.04MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT)
 ... Calculating switching power
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 10%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 20%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 30%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 40%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 50%
 ... Calculating internal and leakage power
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 60%
2025-May-28 16:47:00 (2025-May-28 20:47:00 GMT): 70%
2025-May-28 16:47:01 (2025-May-28 20:47:01 GMT): 80%
2025-May-28 16:47:01 (2025-May-28 20:47:01 GMT): 90%

Finished Calculating power
2025-May-28 16:47:01 (2025-May-28 20:47:01 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.09MB/6697.36MB/3932.09MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3932.09MB/6697.36MB/3932.09MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.09MB/6697.36MB/3932.09MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3932.09MB/6697.36MB/3932.09MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3932.09MB/6697.36MB/3932.09MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-28 16:47:01 (2025-May-28 20:47:01 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00498970 	    7.6330%
Total Switching Power:       0.00179105 	    2.7399%
Total Leakage Power:         0.05858892 	   89.6271%
Total Power:                 0.06536967
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004008   0.0002687     0.02791     0.03219       49.24
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.008986    0.008986       13.75
Combinational                  0.0009818    0.001522     0.02169     0.02419       37.01
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                            0.00499    0.001791     0.05859     0.06537         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72    0.00499    0.001791     0.05859     0.06537         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):         0.000197
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001687
*                Total Cap:      2.026e-12 F
*                Total instances in design:  1447
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:   319
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=3932.42MB/6697.36MB/3932.43MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.336|0.000|
|reg2reg   |49.713|0.000|
|HEPG      |49.713|0.000|
|All Paths |49.336|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:04, real=0:00:05, mem=3805.08M, totSessionCpu=0:12:29).


------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.336  | 49.713  | 49.336  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
       (11.725% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:11, real = 0:00:11, mem = 3928.5M, totSessionCpu=0:12:29 **
OPTC: user 20.0
** Finished Power Reclaim Optimization (cpu = 0:08:04) (real = 0:08:02) **
*** optPower #1 [finish] () : cpu/real = 0:08:03.8/0:08:03.1 (1.0), totSession cpu/real = 0:12:29.7/0:15:12.7 (0.8), mem = 3805.2M
<CMD> saveDesign preCTS.inn
#% Begin save design ... (date=05/28 16:47:02, mem=3838.2M)
% Begin Save ccopt configuration ... (date=05/28 16:47:02, mem=3838.2M)
% End Save ccopt configuration ... (date=05/28 16:47:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=3838.4M, current mem=3838.4M)
% Begin Save netlist data ... (date=05/28 16:47:02, mem=3838.4M)
Writing Binary DB to preCTS.inn.dat/TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 16:47:02, total cpu=0:00:00.1, real=0:00:00.0, peak res=3838.4M, current mem=3838.4M)
Saving symbol-table file ...
Saving congestion map file preCTS.inn.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 16:47:03, mem=3838.9M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 16:47:03, total cpu=0:00:01.1, real=0:00:00.0, peak res=3838.9M, current mem=3838.2M)
Saving preference file preCTS.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 16:47:04, mem=3839.1M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 16:47:04, total cpu=0:00:00.1, real=0:00:00.0, peak res=3839.1M, current mem=3839.1M)
Saving PG file preCTS.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 16:47:04 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=3780.8M) ***
*info - save blackBox cells to lef file preCTS.inn.dat/TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/28 16:47:05, mem=3839.1M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/28 16:47:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=3839.1M, current mem=3839.1M)
% Begin Save routing data ... (date=05/28 16:47:05, mem=3839.1M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=3780.8M) ***
% End Save routing data ... (date=05/28 16:47:05, total cpu=0:00:00.1, real=0:00:00.0, peak res=3839.3M, current mem=3839.3M)
Saving property file preCTS.inn.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=3783.8M) ***
Saving rc congestion map preCTS.inn.dat/TOP.congmap.gz ...
Saving preRoute extracted patterns in file 'preCTS.inn.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'preCTS.inn.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/28 16:47:06, mem=3840.8M)
% End Save power constraints data ... (date=05/28 16:47:06, total cpu=0:00:00.1, real=0:00:00.0, peak res=3840.8M, current mem=3840.8M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design preCTS.inn.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=05/28 16:47:07, total cpu=0:00:03.2, real=0:00:05.0, peak res=3840.8M, current mem=3840.7M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setOptMode -holdTargetSlack 0.050
<CMD> clock_opt_design
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:12:33.0/0:15:18.2 (0.8), mem = 3811.9M
**INFO: User's settings:
setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
setOptMode -opt_drv_margin                                     0
setOptMode -opt_exp_pre_route_auto_flow_update                 true
setOptMode -opt_drv                                            true
setOptMode -opt_hold_target_slack                              0.05
setOptMode -opt_leakage_to_dynamic_ratio                       0.5
setOptMode -opt_resize_flip_flops                              true
setOptMode -opt_setup_target_slack                             0

Hard fence disabled

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:12:33 mem=3811.9M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 31.143%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3811.9M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3819.9MB
Summary Report:
Instances move: 0 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 319 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3819.9MB
*** Finished refinePlace (0:12:33 mem=3819.9M) ***
ccopt_args: 
Turning off fast DC mode.
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(clock_opt_design): Checking analysis view for power/activity...
(clock_opt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): mode_mission
extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 224 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/mode_mission was created. It contains 224 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=3823.2M, init mem=3823.2M)
*info: Placed = 1447          
*info: Unplaced = 0           
Placement Density:11.72%(1299/11082)
Placement Density (including fixed std cells):11.72%(1299/11082)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3823.2M)
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.0 real=0:00:00.0)
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * There are 2 clocks in propagated mode.

Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.5)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.5)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
          0.72V	    vdd

Starting Activity Propagation
2025-May-28 16:47:10 (2025-May-28 20:47:10 GMT)
2025-May-28 16:47:10 (2025-May-28 20:47:10 GMT): 10%
2025-May-28 16:47:10 (2025-May-28 20:47:10 GMT): 20%

Finished Activity Propagation
2025-May-28 16:47:10 (2025-May-28 20:47:10 GMT)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:12:35.8/0:15:21.5 (0.8), mem = 3840.4M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing activity data...
Leaving CCOpt scope - Initializing activity data done. (took cpu=0:00:00.0 real=0:00:00.0)
Found 0 advancing pin insertion delay (0.000% of 224 clock tree sinks)
Found 0 delaying pin insertion delay (0.000% of 224 clock tree sinks)
Leaving CCOpt scope - optDesignGlobalRouteStep...
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14055
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 0 )
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1149
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1149 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.284440e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       123( 1.12%)         7( 0.06%)   ( 1.18%) 
[NR-eGR]      C1 ( 3)        53( 0.49%)         1( 0.01%)   ( 0.49%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       176( 0.20%)         8( 0.01%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 375um, number of vias: 509
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1464  5105 
[NR-eGR]  C1  (3V)          2291  1917 
[NR-eGR]  C2  (4H)          1371   796 
[NR-eGR]  C3  (5V)           885    34 
[NR-eGR]  C4  (6H)             4     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         6015  9307 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4478um
[NR-eGR] Total length: 6015um, number of vias: 9307
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3.70 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.15 sec, Real: 0.15 sec, Curr Mem: 3.70 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.2 real=0:00:00.2)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=3.7M)
[PSP]    Read data from FE... (mem=3.7M)
[PSP]    Read rows... (mem=3.7M)
[PSP]    Done Read rows (cpu=0.000s, mem=3.7M)

[PSP]    Done Read data from FE (cpu=0.000s, mem=3.7M)

[PSP]    Done Load db (cpu=0.000s, mem=3.7M)

[PSP]    Constructing placeable region... (mem=3.7M)
[PSP]    Compute region effective width... (mem=3.7M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=3.7M)

[PSP]    Done Constructing placeable region (cpu=0.000s, mem=3.7M)

Legalization setup done. (took cpu=0:00:00.6 real=0:00:00.6)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    route_type is set for at least one object
    source_max_capacitance is set for at least one object
    target_max_trans_sdc is set for at least one object
  Private non-default CCOpt properties:
    cloning_copy_activity: 1 (default: false)
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
Route type trimming info:
  No route type modifications were made.
Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
Original list had 39 cells:
UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
New trimmed list has 18 cells:
UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
Original list had 18 cells:
UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
New trimmed list has 17 cells:
UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
**WARN: (IMPCCOPT-2431):	Found 225 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
Type 'man IMPCCOPT-2431' for more detail.
Clock tree balancer configuration for clock_tree clk:
Non-default CCOpt properties:
  Public non-default CCOpt properties:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    route_type (leaf): default_route_type_leaf (default: default)
    route_type (top): default_route_type_nonleaf (default: default)
    route_type (trunk): default_route_type_nonleaf (default: default)
    source_max_capacitance: 0.005 (default: auto)
  No private non-default CCOpt properties
For power domain auto-default:
  Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
  Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
  Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
  Unblocked area available for placement of any clock cells in power_domain auto-default: 11082.770um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
  Unshielded; Mask Constraint: 0; Source: route_type.
Trunk Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
Leaf Routing info:
  Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
  Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
For timing_corner dc_slow:setup, late and power domain auto-default:
  Slew time target (leaf):    0.060ns
  Slew time target (trunk):   0.060ns
  Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.030ns
  Buffer max distance: 247.294um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:UDB116SVT24_BUF_16P5, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=231.428um, saturatedSlew=0.050ns, speed=4467.722um per ns, cellArea=7.308um^2 per 1000um}
  Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=158.394um, saturatedSlew=0.038ns, speed=5117.738um per ns, cellArea=8.305um^2 per 1000um}
  Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=219.750um, saturatedSlew=0.051ns, speed=3555.825um per ns, cellArea=18.243um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/mode_mission:
 Created from constraint modes: {[]}
  Sources:                     pin clk
  Total number of sinks:       224
  Delay constrained sinks:     224
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner dc_slow:setup.late:
  Skew target:                 0.030ns
Primary reporting skew groups are:
skew_group clk/mode_mission with 224 clock sinks


Constraint summary
==================

Transition constraints are active in the following delay corners:

dc_slow:setup.late

Cap constraints are active in the following delay corners:

dc_slow:setup.late

Transition constraint summary:

------------------------------------------------------------------------------------------
Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
------------------------------------------------------------------------------------------
dc_slow:setup.late (primary)         -            -              -                 -
             -                     0.060         226       auto extracted    all
------------------------------------------------------------------------------------------

Capacitance constraint summary:

----------------------------------------------------------------------------------------------------------
Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
----------------------------------------------------------------------------------------------------------
dc_slow:setup.late (primary)        -            -                       -                         -
             -                    0.005          1        source_max_capacitance_property    all
----------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      1
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk            224
---------------------


No dont_touch hnets found in the clock tree
No dont_touch hpins found in the clock network.
Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:05.4 real=0:00:05.4)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are effective_sink_type exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are effective_sink_type exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:06.2 real=0:00:06.2)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initialize for clustering done. (took cpu=0:00:00.1 real=0:00:00.1)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:12:43 mem=3841.1M) ***
Total net bbox length = 4.478e+03 (2.016e+03 2.462e+03) (ext = 1.285e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3809.1MB
Summary Report:
Instances move: 0 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 319 movable physical-only)
Total net bbox length = 4.478e+03 (2.016e+03 2.462e+03) (ext = 1.285e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3809.1MB
*** Finished refinePlace (0:12:43 mem=3809.1M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.8)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
    Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock tree timing engine global stage delay update for dc_slow:setup.late...
    Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:01.2 real=0:00:01.1)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:01.5 real=0:00:01.4)
  Looking for fanout violations...
  Looking for fanout violations done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14055
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 1 out of 1149 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 1148 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.272400e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 368um, number of vias: 350
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     0 
[NR-eGR]  M2  (2H)            97   260 
[NR-eGR]  C1  (3V)           186    88 
[NR-eGR]  C2  (4H)            78     2 
[NR-eGR]  C3  (5V)             6     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          368   350 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 74um
[NR-eGR] Total length: 368um, number of vias: 350
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 368um, number of vias: 350
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1466  5072 
[NR-eGR]  C1  (3V)          2341  1879 
[NR-eGR]  C2  (4H)          1365   712 
[NR-eGR]  C3  (5V)           833    30 
[NR-eGR]  C4  (6H)             3     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         6008  9148 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4478um
[NR-eGR] Total length: 6008um, number of vias: 9148
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3.68 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.10 sec, Real: 0.10 sec, Curr Mem: 3.68 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:12:44.3/0:15:29.9 (0.8), mem = 3814.3M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
Effort level <high> specified for tdgp_reg2reg_default path_group
No Views given, use default active views for adaptive view pruning
Active views:
  view_slow_mission
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.70 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14055
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 735
[NR-eGR] Read 1149 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 4.964760e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       116( 1.05%)         8( 0.07%)   ( 1.13%) 
[NR-eGR]      C1 ( 3)        58( 0.53%)         2( 0.02%)   ( 0.55%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       174( 0.19%)        10( 0.01%)   ( 0.20%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.71 MB )
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3822.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Identified 319 spare or floating instances, with no clusters.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3836.336M)
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3954.46)
Total number of fetched objects 1149
End delay calculation. (MEM=3958.51 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3958.51 CPU=0:00:00.4 REAL=0:00:00.0)
*** Finished SKP initialization (cpu=0:00:01.6, real=0:00:02.0)***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.75 MB )
SKP will use view:
  view_slow_mission
Iteration  8: Total net bbox = 4.267e+03 (2.03e+03 2.24e+03)
              Est.  stn bbox = 5.138e+03 (2.40e+03 2.74e+03)
              cpu = 0:00:00.9 real = 0:00:01.0 mem = 3871.1M
Iteration  9: Total net bbox = 4.653e+03 (2.24e+03 2.41e+03)
              Est.  stn bbox = 5.530e+03 (2.61e+03 2.92e+03)
              cpu = 0:00:02.9 real = 0:00:03.0 mem = 3860.0M
Iteration 10: Total net bbox = 4.851e+03 (2.31e+03 2.54e+03)
              Est.  stn bbox = 5.737e+03 (2.68e+03 3.05e+03)
              cpu = 0:00:01.9 real = 0:00:02.0 mem = 3873.1M
Iteration 11: Total net bbox = 4.799e+03 (2.27e+03 2.53e+03)
              Est.  stn bbox = 5.682e+03 (2.64e+03 3.04e+03)
              cpu = 0:00:00.7 real = 0:00:00.0 mem = 3880.2M
Move report: Timing Driven Placement moves 1128 insts, mean move: 1.14 um, max move: 5.48 um 
	Max move on inst (U1254): (64.61, 29.92) --> (67.91, 27.74)

Finished Incremental Placement (cpu=0:00:09.0, real=0:00:09.0, mem=3864.1M)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:12:54 mem=3864.1M) ***
Total net bbox length = 4.989e+03 (2.455e+03 2.534e+03) (ext = 1.256e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1129 insts, mean move: 0.25 um, max move: 2.55 um 
	Max move on inst (U1311): (39.95, 34.74) --> (42.46, 34.78)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3832.1MB
Summary Report:
Instances move: 1128 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.25 um
Max displacement: 2.55 um (Instance: U1311) (39.946, 34.743) -> (42.456, 34.78)
	Length: 2 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_INV_0P75
Physical-only instances move: 1 (out of 319 movable physical-only)
Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3832.1MB
*** Finished refinePlace (0:12:54 mem=3832.1M) ***
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14055
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 735
[NR-eGR] Read 1149 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.352480e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        90( 0.82%)         5( 0.05%)   ( 0.86%) 
[NR-eGR]      C1 ( 3)        38( 0.35%)         0( 0.00%)   ( 0.35%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       128( 0.14%)         5( 0.01%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.70 MB )
Early Global Route congestion estimation runtime: 0.08 seconds, mem = 3830.1M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1690  5391 
[NR-eGR]  C1  (3V)          2567  1805 
[NR-eGR]  C2  (4H)          1429   672 
[NR-eGR]  C3  (5V)           754    10 
[NR-eGR]  C4  (6H)             1     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         6440  9333 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4891um
[NR-eGR] Total length: 6440um, number of vias: 9333
[NR-eGR] --------------------------------------------------------------------------
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Early Global Route wiring runtime: 0.05 seconds, mem = 3846.1M

*** Finished incrementalPlace (cpu=0:00:10.1, real=0:00:10.0)***
*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:10.1/0:00:10.3 (1.0), totSession cpu/real = 0:12:54.4/0:15:40.2 (0.8), mem = 3846.1M
Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
    Congestion Repair done. (took cpu=0:00:10.4 real=0:00:10.4)
  CCOpt: Starting congestion repair using flow wrapper done.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:10.9 real=0:00:10.9)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3846.148M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after clustering cong repair call:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:11.1 real=0:00:11.0)
  Stage::Clustering done. (took cpu=0:00:12.6 real=0:00:12.5)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::DRV Fixing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing delay of long paths':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing delay of long paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.0 real=0:00:00.0)
  CCOpt::Phase::Construction done. (took cpu=0:00:12.7 real=0:00:12.5)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Reducing Power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving subtree skew':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving subtree skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Offloading subtrees by buffering':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.0 real=0:00:00.0)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 2 Succeeded: 0
          Topology Tried: 0 Succeeded: 0
          0 Succeeded with SS ratio
          0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
          Total reducing skew: 0 Average reducing skew for 0 nets : 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.0 real=0:00:00.0)
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after Approximately balancing fragments:
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after Approximately balancing fragments:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Improving fragments clock skew':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.0 real=0:00:00.0)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations before polishing:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups before polishing:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
  Skew group summary before polishing:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.0 real=0:00:00.0)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.000pF fall=0.000pF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.0 real=0:00:00.0)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=1, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.0 real=0:00:00.0)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
    Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:00.1 real=0:00:00.1)
**WARN: (IMPCCOPT-1484):	No activity file is loaded; therefore the CTS activity driven optimization will not be triggered.
Type 'man IMPCCOPT-1484' for more detail.
  Total capacitance is (rise=0.000pF fall=0.000pF), of which (rise=0.000pF fall=0.000pF) is wire, and (rise=0.000pF fall=0.000pF) is gate.
  Stage::Polishing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing clock and sink only refine place with checks partially disabled for sinks.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:12:55 mem=3846.3M) ***
Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3822.3MB
Summary Report:
Instances move: 0 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 319 movable physical-only)
Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 3822.3MB
*** Finished refinePlace (0:12:56 mem=3822.3M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  Stage::Updating netlist done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::Implementation done. (took cpu=0:00:00.7 real=0:00:00.7)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14055
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 1 out of 1149 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 1148 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.024000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 343um, number of vias: 315
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     0 
[NR-eGR]  M2  (2H)            71   242 
[NR-eGR]  C1  (3V)           199    73 
[NR-eGR]  C2  (4H)            72     0 
[NR-eGR]  C3  (5V)             0     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          343   315 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 74um
[NR-eGR] Total length: 343um, number of vias: 315
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 343um, number of vias: 315
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1663  5373 
[NR-eGR]  C1  (3V)          2580  1790 
[NR-eGR]  C2  (4H)          1423   670 
[NR-eGR]  C3  (5V)           747    10 
[NR-eGR]  C4  (6H)             1     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         6415  9298 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4891um
[NR-eGR] Total length: 6415um, number of vias: 9298
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.09 sec, Real: 0.09 sec, Curr Mem: 3.69 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.09 sec, Real: 0.10 sec, Curr Mem: 3.69 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.2 real=0:00:00.2)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.2 real=0:00:00.2)
    Clock implementation routing done.
    Leaving CCOpt scope - extractRC...
    Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3830.324M)
    Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
    Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for dc_slow:setup.late...
        Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier from 1 to 0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 0 done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
          DoDownSizing Summary : numSized = 0
          Reverting slew-target multiplier from 0.9 to 1
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.0 real=0:00:00.0)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
            misc counts      : r=1, pp=0, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
            sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
            wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
          misc counts      : r=1, pp=0, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
          sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
          wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        Clock DAG net violations before routing clock trees:
          Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 0 clock instances.
  Performing Single Pass Refine Place.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:12:57 mem=3829.5M) ***
Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3821.5MB
Summary Report:
Instances move: 0 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 319 movable physical-only)
Total net bbox length = 4.891e+03 (2.318e+03 2.572e+03) (ext = 1.248e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3821.5MB
*** Finished refinePlace (0:12:57 mem=3821.5M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 224).
  Restoring pStatusCts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:01.2 real=0:00:01.2)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14055
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute 1 out of 1149 routable nets
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 1149 nets ( ignored 1148 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 3.024000e+02um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)         2( 0.02%)   ( 0.02%) 
[NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         2( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 343um, number of vias: 315
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0     0 
[NR-eGR]  M2  (2H)            71   242 
[NR-eGR]  C1  (3V)           199    73 
[NR-eGR]  C2  (4H)            72     0 
[NR-eGR]  C3  (5V)             0     0 
[NR-eGR]  C4  (6H)             0     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total          343   315 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 74um
[NR-eGR] Total length: 343um, number of vias: 315
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 343um, number of vias: 315
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1663  5373 
[NR-eGR]  C1  (3V)          2580  1790 
[NR-eGR]  C2  (4H)          1423   670 
[NR-eGR]  C3  (5V)           747    10 
[NR-eGR]  C4  (6H)             1     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         6415  9298 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4891um
[NR-eGR] Total length: 6415um, number of vias: 9298
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.10 sec, Real: 0.11 sec, Curr Mem: 3.69 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.11 sec, Real: 0.11 sec, Curr Mem: 3.69 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...
#% Begin globalDetailRoute (date=05/28 16:47:32, mem=3916.3M)

globalDetailRoute

#Start globalDetailRoute on Wed May 28 16:47:32 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC5_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC5_RX is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC4_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC3_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC2_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC1_rst is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_OFC0_rfin is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC18_n711 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC17_n712 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC16_n1426 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_DBTC15_tx_state_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Wire/Via statistics before line assignment ...
#Total wire length = 343 um.
#Total half perimeter of net bounding box = 75 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 71 um.
#Total wire length on LAYER C1 = 199 um.
#Total wire length on LAYER C2 = 72 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 315
#Up-Via Summary (total 315):
#           
#-----------------------
# M2                242
# C1                 73
#-----------------------
#                   315 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 16:47:33 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3890.53 (MB), peak = 3977.75 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:59, elapsed time = 00:00:59, memory = 3914.09 (MB), peak = 3977.75 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#Set instance access analysis scope 40.65000, -2.16000, 71.14200, 50.85000
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2             472 ( 41.0%)
#          3             337 ( 29.3%)
#          4             178 ( 15.5%)
#          5              59 (  5.1%)
#          6              34 (  3.0%)
#          7              17 (  1.5%)
#          8              17 (  1.5%)
#          9               7 (  0.6%)
#  10  -  19              18 (  1.6%)
#  20  -  29               5 (  0.4%)
#  40  -  49               1 (  0.1%)
#  50  -  59               1 (  0.1%)
#  60  -  69               2 (  0.2%)
#  200 - 299               1 (  0.1%)
#     >=2000               0 (  0.0%)
#
#Total: 1151 nets, 1149 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  1 ( 0.1%)
#  Clock                                1
#  Prefer layer range                1149
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#              -----             7 C5*       1148 ( 99.9%)
#          *    3 C1             7 C5*          1 (  0.1%)
#
#1 net selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 2.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 2.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 2.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 3.2: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 3.3: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#Iteration 3.4: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.77 (MB)
#Total memory = 3921.62 (MB)
#Peak memory = 3977.75 (MB)
#End Line Assignment: cpu:00:00:00, real:00:00:00, mem:3.8 GB, peak:3.9 GB
#
#Wire/Via statistics after line assignment ...
#Total wire length = 380 um.
#Total half perimeter of net bounding box = 75 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 103 um.
#Total wire length on LAYER C1 = 201 um.
#Total wire length on LAYER C2 = 76 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 410
#Up-Via Summary (total 410):
#           
#-----------------------
# M2                342
# C1                 68
#-----------------------
#                   410 
#
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = 37.54 (MB)
#Total memory = 3919.78 (MB)
#Peak memory = 3977.75 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 6
#
#  By Layer and Type:
#
#---------+-------+------+------+------+-------+-------+
#  -      | MetSpc| Notch| Short| Color| EOLCol| Totals|
#---------+-------+------+------+------+-------+-------+
#  M1     |      0|     0|     0|     0|      0|      0|
#  M2     |      1|     1|     1|     2|      1|      6|
#  Totals |      1|     1|     1|     2|      1|      6|
#---------+-------+------+------+------+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 3932.61 (MB), peak = 4001.24 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3934.10 (MB), peak = 4001.24 (MB)
#Complete Detail Routing.
#Total wire length = 399 um.
#Total half perimeter of net bounding box = 75 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 98 um.
#Total wire length on LAYER C1 = 223 um.
#Total wire length on LAYER C2 = 78 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 271
#Up-Via Summary (total 271):
#           
#-----------------------
# M2                196
# C1                 75
#-----------------------
#                   271 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.29 (MB)
#Total memory = 3934.12 (MB)
#Peak memory = 4001.24 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 14.36 (MB)
#Total memory = 3934.13 (MB)
#Peak memory = 4001.24 (MB)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#globalDetailRoute statistics:
#Cpu time = 00:01:02
#Elapsed time = 00:01:02
#Increased memory = 19.24 (MB)
#Total memory = 3935.64 (MB)
#Peak memory = 4001.24 (MB)
#Number of warnings = 36
#Total number of warnings = 73
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 28 16:48:34 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:01|     00:00:01|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:56|     00:00:56|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:03|     00:00:03|         1.0|
#  Line Assignment        | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:01|     00:00:01|         1.0|
#  Entire Command         | 00:01:02|     00:01:02|         1.0|
#-------------------------+---------+-------------+------------+
#
#% End globalDetailRoute (date=05/28 16:48:34, total cpu=0:01:02, real=0:01:02, peak res=4001.2M, current mem=3934.8M)
        NanoRoute done. (took cpu=0:01:02 real=0:01:02)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running earlyGlobalRoute to complete any remaining unrouted nets.
[NR-eGR] Started Early Global Route ( Curr Mem: 3.70 MB )
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.70 MB )
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14055
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 601
[NR-eGR] Read 1149 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.351400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)        93( 0.84%)         5( 0.05%)   ( 0.89%) 
[NR-eGR]      C1 ( 3)        43( 0.39%)         0( 0.00%)   ( 0.39%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       136( 0.15%)         5( 0.01%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1654  5305 
[NR-eGR]  C1  (3V)          2578  1860 
[NR-eGR]  C2  (4H)          1467   675 
[NR-eGR]  C3  (5V)           778    10 
[NR-eGR]  C4  (6H)             1     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         6478  9305 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4892um
[NR-eGR] Total length: 6478um, number of vias: 9305
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3.70 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.14 sec, Real: 0.14 sec, Curr Mem: 3.70 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.2 real=0:00:00.2)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:01:03 real=0:01:03)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extractRC -noRouteCheck"...
Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3838.207M)
  Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:01:03 real=0:01:03)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing Skew by cell sizing...
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
        misc counts      : r=1, pp=0, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
        sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
        wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:00.1 real=0:00:00.1)
Skipping refinePlace: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1150 (unrouted=2, trialRouted=1148, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations after post-conditioning:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:00.5 real=0:00:00.5)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                      1
  Preserved Ports            0
  Multiple Clock Inputs      0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              224
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Total                224
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top          0.000
  Trunk        0.000
  Leaf         0.000
  Total        0.000
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
  ----------------------------------------------------------------------------
  Fanout      -        1        124          0        124    [124]
  ----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.060       1       0.000       0.000      0.000    0.000    {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner           Skew Group          Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  dc_slow:setup.late    clk/mode_mission    0.000     0.000     0.000       0.030         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  --------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.0)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
**WARN: (IMPCCOPT-2015):	Innovus will not update I/O latencies for the following reason(s):
 * The following are in propagated mode:
   - SDC clock clk in view view_slow_mission
   - SDC clock clk in view view_fast_mission

Setting all clocks to propagated mode.
mode_mission
External - Set all clocks to propagated mode done. (took cpu=0:00:00.3 real=0:00:00.4)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
  misc counts      : r=1, pp=0, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
  sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
  wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
Clock DAG net violations after update timingGraph:
  Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  Clock tree clk has 1 cts_max_fanout violation.
**WARN: (IMPCCOPT-1157):	Did not meet the max_fanout constraint. Node the root driver for clock_tree clk at (55.720,0.000), in power domain auto-default, has 224 fanout.

Type 'man IMPCCOPT-1157' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:00.3 real=0:00:00.4)
Runtime done. (took cpu=0:01:28 real=0:01:27)
Runtime Summary
===============
Clock Runtime:  (11%) Core CTS           9.57 (Init 7.39, Construction 0.71, Implementation 0.24, eGRPC 0.42, PostConditioning 0.45, Other 0.34)
Clock Runtime:  (75%) CTS services      64.81 (RefinePlace 1.76, EarlyGlobalClock 0.70, NanoRoute 62.11, ExtractRC 0.24, TimingAnalysis 0.00)
Clock Runtime:  (12%) Other CTS         11.10 (Init 0.22, CongRepair/EGR-DP 10.53, TimingUpdate 0.35, Other 0.00)
Clock Runtime: (100%) Total             85.47

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:01:24.6/0:01:24.6 (1.0), totSession cpu/real = 0:14:00.4/0:16:46.1 (0.8), mem = 3844.4M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
End: Reorder Scan Chains
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3955.5M, totSessionCpu=0:14:01 **
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:14:00.6/0:16:46.3 (0.8), mem = 3844.4M
**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
             0V	    gnd
          0.72V	    vdd

Starting Levelizing
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT)
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 10%
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 20%
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 30%
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 40%
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 50%
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 60%
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 70%
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 80%
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 90%

Finished Levelizing
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT)

Starting Activity Propagation
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT)
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 10%
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT): 20%

Finished Activity Propagation
2025-May-28 16:49:02 (2025-May-28 20:49:02 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:45, real = 0:08:06, mem = 3897.7M, totSessionCpu=0:21:46 **
#optDebug: { P: 22 W: 6195 FE: standard PE: high LDR: 0.5}
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.05
Setup Target Slack: user slack 0; extra slack 0.0
setUsefulSkewMode -opt_skew_eco_route false
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.

**WARN: (IMPOPT-7324):	The length of logic cell list for skewClock is 1020, it may lead to skewClock long TAT. It is better to set cell list if nothing has been set.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3777.4M)
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
Compute RC Scale Done ...

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4046.22)
Total number of fetched objects 1149
End delay calculation. (MEM=4049.71 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4049.71 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:21:49 mem=3988.9M)

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.286  | 49.710  | 49.286  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.660%
       (11.725% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:07:48, real = 0:08:10, mem = 4046.7M, totSessionCpu=0:21:49 **
*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:07:48.6/0:08:10.0 (1.0), totSession cpu/real = 0:21:49.2/0:24:56.3 (0.9), mem = 3910.9M
** INFO : this run is activating low effort ccoptDesign flow

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OPTC: m4 20.0 50.0
OPTC: view 50.0

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 1128

Instance distribution across the VT partitions:

 LVT : inst = 979 (86.8%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 979 (86.8%)

 HVT : inst = 149 (13.2%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 149 (13.2%)

Reporting took 0 sec
-opt_post_cts_congestion_repair false      # bool, default=false, private
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:21:49.8/0:24:57.1 (0.9), mem = 3911.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.8), totSession cpu/real = 0:21:49.8/0:24:57.1 (0.9), mem = 3911.9M
End: GigaOpt Route Type Constraints Refinement
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:21:50.1/0:24:57.4 (0.9), mem = 3911.9M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
(I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.5/0:00:04.4 (1.0), totSession cpu/real = 0:21:54.6/0:25:01.8 (0.9), mem = 3928.1M
*** Starting optimizing excluded clock nets MEM= 3928.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3928.1M) ***
*** Starting optimizing excluded clock nets MEM= 3928.1M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3928.1M) ***
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:21:55.2/0:25:02.4 (0.9), mem = 3928.1M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.9 (1.0), totSession cpu/real = 0:21:58.0/0:25:05.2 (0.9), mem = 3929.3M
End: GigaOpt high fanout net optimization
skipped the cell partition in DRV
Number of setup views: 1
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:21:58.1/0:25:05.3 (0.9), mem = 3929.3M
(I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|                End Point                |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+
|   0.000|   0.000|   11.72%|   0:00:00.0| 4011.4M|view_slow_mission|       NA| NA                                      |
+--------+--------+---------+------------+--------+-----------------+---------+-----------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4011.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4011.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
(I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:22:04.2/0:25:11.5 (0.9), mem = 3951.4M
End: GigaOpt Global Optimization
Leakage Power Opt: resetting the buf/inv selection
*** Timing Is met
*** Check timing (0:00:00.0)
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Power Reclaim Optimization
*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:05.0/0:25:12.2 (0.9), mem = 4009.6M
(I,S,L,T): view_slow_mission: 0.00512418, 0.00183978, 0.0582731, 0.065237
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.018  TNS Slack 0.000 Density 11.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   11.72%|        -|   0.018|   0.000|   0:00:00.0| 4011.6M|
|   11.72%|        0|   0.018|   0.000|   0:00:01.0| 4013.1M|
|   11.72%|        0|   0.018|   0.000|   0:00:00.0| 4013.1M|
|   11.72%|        0|   0.018|   0.000|   0:00:00.0| 4013.1M|
|   11.72%|        1|   0.018|   0.000|   0:00:00.0| 4038.7M|
|   11.72%|        0|   0.018|   0.000|   0:00:00.0| 4038.7M|
|   11.72%|        2|   0.018|   0.000|   0:00:02.0| 4046.7M|
|   11.72%|        0|   0.018|   0.000|   0:00:00.0| 4046.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.018  TNS Slack 0.000 Density 11.72
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 2 skipped = 0, called in commitmove = 0, skipped in commitmove = 2
End: Core Area Reclaim Optimization (cpu = 0:00:05.8) (real = 0:00:06.0) **
(I,S,L,T): view_slow_mission: 0.0051285, 0.00183949, 0.0582637, 0.0652317
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:22:10.8/0:25:18.0 (0.9), mem = 4046.7M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=3963.68M, totSessionCpu=0:22:11).
skipped the cell partition in DRV
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
Begin: GigaOpt Optimization in WNS mode
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:11.2/0:25:18.4 (0.9), mem = 3963.7M
(I,S,L,T): view_slow_mission: 0.0051285, 0.00183949, 0.0582637, 0.0652317
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 1 net with fixed/cover wires excluded.
** GigaOpt Optimizer WNS Slack 0.009 TNS Slack 0.000 Density 11.72
OptDebug: End of Setup Fixing:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish post-CTS Setup Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=4030.8M) ***

(I,S,L,T): view_slow_mission: 0.0051285, 0.00183949, 0.0582637, 0.0652317
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** WnsOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:22:16.3/0:25:23.5 (0.9), mem = 3970.8M
End: GigaOpt Optimization in WNS mode
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
GigaOpt: target slack met, skip TNS optimization
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Begin: Area Power Optimization


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin: Area Power Reclaim Optimization
*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:17.0/0:25:24.2 (0.9), mem = 4027.0M
(I,S,L,T): view_slow_mission: 0.0051285, 0.00183949, 0.0582637, 0.0652317
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.012  TNS Slack 0.000 Density 11.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   11.72%|        -|   0.012|   0.000|   0:00:00.0| 4031.0M|
|   11.72%|        0|   0.012|   0.000|   0:00:00.0| 4034.5M|
|   11.72%|        0|   0.012|   0.000|   0:00:00.0| 4034.5M|
|   11.72%|        0|   0.012|   0.000|   0:00:01.0| 4034.5M|
|   11.72%|        0|   0.012|   0.000|   0:00:00.0| 4034.5M|
|   11.72%|        1|   0.012|   0.000|   0:00:01.0| 4053.6M|
|   11.72%|        0|   0.012|   0.000|   0:00:00.0| 4053.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.012  TNS Slack 0.000 Density 11.72
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 1 skipped = 0, called in commitmove = 1, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **

*** Starting refinePlace (0:22:22 mem=4051.6M) ***
Total net bbox length = 4.892e+03 (2.318e+03 2.574e+03) (ext = 1.248e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 1 insts, mean move: 0.35 um, max move: 0.35 um 
	Max move on inst (intadd_0/U6): (59.97, 45.04) --> (59.62, 45.04)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4035.6MB
Summary Report:
Instances move: 1 (out of 1128 movable)
Instances flipped: 1
Mean displacement: 0.35 um
Max displacement: 0.35 um (Instance: intadd_0/U6) (59.972, 45.04) -> (59.624, 45.04)
	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
Physical-only instances move: 0 (out of 319 movable physical-only)
Total net bbox length = 4.892e+03 (2.318e+03 2.574e+03) (ext = 1.248e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4035.6MB
*** Finished refinePlace (0:22:23 mem=4035.6M) ***
*** maximum move = 0.35 um ***
*** Finished re-routing un-routed nets (4035.6M) ***


*** Finish Physical Update (cpu=0:00:00.6 real=0:00:01.0 mem=4036.6M) ***
(I,S,L,T): view_slow_mission: 0.0051284, 0.00183933, 0.0582633, 0.065231
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:05.8/0:00:05.8 (1.0), totSession cpu/real = 0:22:22.8/0:25:30.0 (0.9), mem = 4052.6M
End: Area Reclaim Optimization (cpu=0:00:06, real=0:00:06, mem=3975.59M, totSessionCpu=0:22:23).
**optDesign ... cpu = 0:08:23, real = 0:08:44, mem = 4083.1M, totSessionCpu=0:22:23 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.286  | 49.710  | 49.286  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.659%
       (11.724% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT)
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 10%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 20%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 30%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 40%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 50%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 60%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 70%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 80%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 90%

Finished Levelizing
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT)

Starting Activity Propagation
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT)
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 10%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 20%

Finished Activity Propagation
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT)
 ... Calculating switching power
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 10%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 20%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 30%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 40%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 50%
 ... Calculating internal and leakage power
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 60%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 70%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 80%
2025-May-28 16:57:20 (2025-May-28 20:57:20 GMT): 90%

Finished Calculating power
2025-May-28 16:57:21 (2025-May-28 20:57:21 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4083.36MB/6797.69MB/4083.47MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-28 16:57:21 (2025-May-28 20:57:21 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00500565 	    7.6513%
Total Switching Power:       0.00183933 	    2.8115%
Total Leakage Power:         0.05857700 	   89.5372%
Total Power:                 0.06542199
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004023   0.0002724     0.02791     0.03221       49.23
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.008986    0.008986       13.74
Combinational                  0.0009828    0.001567     0.02168     0.02423       37.03
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.005006    0.001839     0.05858     0.06542         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.005006    0.001839     0.05858     0.06542         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):         0.000197
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001687
*                Total Cap:      2.07812e-12 F
*                Total instances in design:  1447
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:   319
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4083.81MB/6797.69MB/4083.81MB)



**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:25.0/0:25:32.2 (0.9), mem = 4043.8M
(I,S,L,T): view_slow_mission: 0.0051284, 0.00183933, 0.0582633, 0.065231
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
** INFO: The user may notice some TNS degradation **
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   11.72%|        -|  -0.030|   0.000|   0:00:00.0| 4043.8M|
|   11.72%|       22|  -0.030|   0.000|   0:00:01.0| 4062.8M|
+---------+---------+--------+--------+------------+--------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:02.3) (real = 0:00:02.0) **
(I,S,L,T): view_slow_mission: 0.00512665, 0.00183779, 0.0582407, 0.0652052
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.3/0:00:02.3 (1.0), totSession cpu/real = 0:22:27.3/0:25:34.5 (0.9), mem = 4062.8M
OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:03, real=0:00:03, mem=3976.83M, totSessionCpu=0:22:28).
Storing power gain ratio parameter in DB at postCts power optimization stage 0
**optDesign ... cpu = 0:08:27, real = 0:08:49, mem = 4082.9M, totSessionCpu=0:22:28 **
*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:27.6/0:25:34.8 (0.9), mem = 3976.8M
Starting local wire reclaim

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:22:28 mem=3976.8M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
*** Finished SKP initialization (cpu=0:00:00.1, real=0:00:00.0)***
Timing cost in AAE based: 4.5817402912070975
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Call icdpEval cleanup ...
Move report: Detail placement moves 593 insts, mean move: 0.91 um, max move: 3.98 um 
	Max move on inst (FE_OFC3_rst): (49.76, 24.52) --> (48.49, 21.82)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3949.9MB
Summary Report:
Instances move: 593 (out of 1128 movable)
Instances flipped: 4
Mean displacement: 0.91 um
Max displacement: 3.98 um (Instance: FE_OFC3_rst) (49.764, 24.52) -> (48.488, 21.82)
	Length: 3 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_BUF_1
Physical-only instances move: 0 (out of 319 movable physical-only)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 3949.9MB
*** Finished refinePlace (0:22:30 mem=3949.9M) ***
*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:22:29.6/0:25:36.7 (0.9), mem = 3945.9M
eGR doReRoute: optGuide
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14016
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 601
[NR-eGR] Read 1149 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1148
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1148 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.000400e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       146( 1.33%)         8( 0.07%)   ( 1.40%) 
[NR-eGR]      C1 ( 3)        52( 0.48%)         1( 0.01%)   ( 0.49%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       198( 0.22%)         9( 0.01%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]             Length (um)  Vias 
[NR-eGR] ------------------------------
[NR-eGR]  M1  (1V)             0  1455 
[NR-eGR]  M2  (2H)          1443  4908 
[NR-eGR]  C1  (3V)          2329  1902 
[NR-eGR]  C2  (4H)          1435   649 
[NR-eGR]  C3  (5V)           788    12 
[NR-eGR]  C4  (6H)             2     0 
[NR-eGR]  C5  (7V)             0     0 
[NR-eGR]  JA  (8H)             0     0 
[NR-eGR]  QA  (9V)             0     0 
[NR-eGR]  QB  (10H)            0     0 
[NR-eGR]  LB  (11V)            0     0 
[NR-eGR] ------------------------------
[NR-eGR]      Total         5996  8926 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 4584um
[NR-eGR] Total length: 5996um, number of vias: 8926
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.13 sec, Curr Mem: 3.81 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3.81 MB )
Extraction called for design 'TOP' of instances=1447 and nets=1151 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3921.363M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:30.5/0:25:37.7 (0.9), mem = 3937.4M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.9), totSession cpu/real = 0:22:30.5/0:25:37.8 (0.9), mem = 3937.4M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4092.22)
Total number of fetched objects 1149
End delay calculation. (MEM=4096.03 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4096.03 CPU=0:00:00.4 REAL=0:00:00.0)
OPT: Doing preprocessing before recovery...
OptDebug: Start of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: End of preprocessForPowerRecovery:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

Begin: GigaOpt postEco DRV Optimization
*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:34.2/0:25:41.6 (0.9), mem = 4012.3M
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
(I,S,L,T): view_slow_mission: 0.00512224, 0.00178086, 0.0582407, 0.0651438
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.29|     0.00|       0|       0|       0| 11.72%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|    49.29|     0.00|       0|       0|       0| 11.72%| 0:00:00.0|  4028.4M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4028.4M) ***

(I,S,L,T): view_slow_mission: 0.00512224, 0.00178086, 0.0582407, 0.0651438
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.1/0:00:03.1 (1.0), totSession cpu/real = 0:22:37.2/0:25:44.6 (0.9), mem = 3970.4M
End: GigaOpt postEco DRV Optimization
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:22:38 mem=3970.4M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer

Starting Small incrNP...
Density distribution unevenness ratio = 30.912%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3970.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 6 insts, mean move: 0.12 um, max move: 0.12 um 
	Max move on inst (U1240): (65.77, 22.36) --> (65.66, 22.36)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3938.3MB
Summary Report:
Instances move: 6 (out of 1128 movable)
Instances flipped: 0
Mean displacement: 0.12 um
Max displacement: 0.12 um (Instance: U1240) (65.772, 22.36) -> (65.656, 22.36)
	Length: 5 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_OAI22_0P75
Physical-only instances move: 0 (out of 319 movable physical-only)
Runtime: CPU: 0:00:00.3 REAL: 0:00:01.0 MEM: 3938.3MB
*** Finished refinePlace (0:22:38 mem=3938.3M) ***
GigaOpt: WNS changes after postEco optimization: 0.000 -> 0.000 (bump = 0.0)
GigaOpt: Skipping nonLegal postEco optimization
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco TNS optimization
Adjusting target slack by 0.0 ns for power optimization
**optDesign ... cpu = 0:08:38, real = 0:09:00, mem = 4085.1M, totSessionCpu=0:22:38 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.285  | 49.710  | 49.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.659%
       (11.724% with Fillers)
------------------------------------------------------------------
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Begin: Power Optimization
             0V	    gnd
          0.72V	    vdd

Starting Levelizing
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT)
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 10%
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 20%
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 30%
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 40%
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 50%
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 60%
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 70%
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 80%
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 90%

Finished Levelizing
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT)

Starting Activity Propagation
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT)
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 10%
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT): 20%

Finished Activity Propagation
2025-May-28 16:57:35 (2025-May-28 20:57:35 GMT)


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:22:39.5/0:25:46.9 (0.9), mem = 4038.5M
(I,S,L,T): view_slow_mission: 0.00512224, 0.00178086, 0.0582407, 0.0651438
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 11.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   11.72%|        -|   0.000|   0.000|   0:00:00.0| 4038.5M|
|   11.72%|        0|   0.000|   0.000|   0:00:02.0| 4038.5M|
|   11.72%|        6|   0.000|   0.000|   0:00:02.0| 4075.6M|
|   11.72%|       21|   0.000|   0.000|   0:00:02.0| 4075.6M|
|   11.72%|       19|   0.000|   0.000|   0:00:01.0| 4076.6M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.72
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:07.6) (real = 0:00:07.0) **
(I,S,L,T): view_slow_mission: 0.00510841, 0.00177818, 0.0581332, 0.0650198
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:07.6/0:00:07.6 (1.0), totSession cpu/real = 0:22:47.1/0:25:54.4 (0.9), mem = 4076.6M

*** Starting refinePlace (0:22:47 mem=4076.6M) ***
Total net bbox length = 4.588e+03 (2.154e+03 2.434e+03) (ext = 1.252e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4060.6MB
Summary Report:
Instances move: 0 (out of 1124 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 319 movable physical-only)
Total net bbox length = 4.588e+03 (2.154e+03 2.434e+03) (ext = 1.252e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4060.6MB
*** Finished refinePlace (0:22:48 mem=4060.6M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4060.6M) ***


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=4061.6M) ***
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4101.83)
Total number of fetched objects 1145
End delay calculation. (MEM=4104.89 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4104.89 CPU=0:00:00.5 REAL=0:00:01.0)
Checking setup slack degradation ...
OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:10, real=0:00:10, mem=3980.05M, totSessionCpu=0:22:50).
Storing power gain ratio parameter in DB at postCts power optimization stage 0.00190395
**optDesign ... cpu = 0:08:49, real = 0:09:11, mem = 4092.7M, totSessionCpu=0:22:50 **
Register exp ratio and priority group on 0 nets on 1145 nets : 

Active setup views:
 view_slow_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'TOP' of instances=1443 and nets=1147 using extraction engine 'preRoute' .
PreRoute RC Extraction called for design TOP.
RC Extraction called in multi-corner(2) mode.
RCMode: PreRoute
      RC Corner Indexes            0       1   
Capacitance Scaling Factor   : 1.00000 1.00000 
Resistance Scaling Factor    : 1.00000 1.00000 
Clock Cap. Scaling Factor    : 1.00000 1.00000 
Clock Res. Scaling Factor    : 1.00000 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Using Quantus QRC technology file ...
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3952.695M)
<optDesign CMD> Restore Using all VT Cells
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=4094.88)
Total number of fetched objects 1145
End delay calculation. (MEM=4100.28 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4100.28 CPU=0:00:00.4 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.3 real=0:00:01.0 totSessionCpu=0:22:52 mem=4007.7M)
OPTC: user 20.0
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[NR-eGR] Track table information for default rule: 
[NR-eGR] M1 has single uniform track structure
[NR-eGR] M2 has single uniform track structure
[NR-eGR] C1 has single uniform track structure
[NR-eGR] C2 has single uniform track structure
[NR-eGR] C3 has single uniform track structure
[NR-eGR] C4 has single uniform track structure
[NR-eGR] C5 has single uniform track structure
[NR-eGR] JA has single uniform track structure
[NR-eGR] QA has single uniform track structure
[NR-eGR] QB has single uniform track structure
[NR-eGR] LB has single uniform track structure
[NR-eGR] Read 4 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Instance Blockages : 14032
[NR-eGR] #PG Blockages       : 4
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 601
[NR-eGR] Read 1145 nets ( ignored 1 )
[NR-eGR] ============ Routing rule table ============
[NR-eGR] Rule id: 0  Nets: 1144
[NR-eGR] ========================================
[NR-eGR] 
[NR-eGR] Layer group 1: route 1144 net(s) in layer range [2, 11]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 5.010120e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]      M1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      M2 ( 2)       143( 1.30%)         9( 0.08%)   ( 1.38%) 
[NR-eGR]      C1 ( 3)        51( 0.47%)         1( 0.01%)   ( 0.48%) 
[NR-eGR]      C2 ( 4)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C3 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C4 ( 6)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      C5 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      JA ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QA ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      QB (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]      LB (11)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total       194( 0.22%)        10( 0.01%)   ( 0.23%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.08 sec, Real: 0.08 sec, Curr Mem: 3.84 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.10 sec, Real: 0.09 sec, Curr Mem: 3.84 MB )
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:08:51, real = 0:09:14, mem = 4093.1M, totSessionCpu=0:22:52 **

env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.08MB/6727.72MB/4103.91MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.08MB/6727.72MB/4103.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.08MB/6727.72MB/4103.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.08MB/6727.72MB/4103.91MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT)
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 10%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 20%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 30%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 40%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 50%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 60%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 70%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 80%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 90%

Finished Levelizing
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT)

Starting Activity Propagation
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT)
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 10%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 20%

Finished Activity Propagation
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT)
 ... Calculating switching power
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 10%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 20%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 30%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 40%
2025-May-28 16:57:49 (2025-May-28 20:57:49 GMT): 50%
 ... Calculating internal and leakage power
2025-May-28 16:57:50 (2025-May-28 20:57:50 GMT): 60%
2025-May-28 16:57:50 (2025-May-28 20:57:50 GMT): 70%
2025-May-28 16:57:50 (2025-May-28 20:57:50 GMT): 80%
2025-May-28 16:57:50 (2025-May-28 20:57:50 GMT): 90%

Finished Calculating power
2025-May-28 16:57:50 (2025-May-28 20:57:50 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4094.10MB/6727.72MB/4103.91MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-28 16:57:50 (2025-May-28 20:57:50 GMT)
*
*----------------------------------------------------------------------------------------

*

*	Design: TOP

*

*	Power Domain used: 

*              Rail:        vdd      Voltage:       0.72 

*

*	Power Units = 1mW

*

*	Time Units = 1e-09 secs 

*

*       report_power -outfile ./timingReports/TOP_postCTS.power

*

-----------------------------------------------------------------------------------------

*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00498754 	    7.6496%
Total Switching Power:       0.00177707 	    2.7256%
Total Leakage Power:         0.05843554 	   89.6249%
Total Power:                 0.06520015
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004023   0.0002647     0.02791      0.0322       49.39
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.008986    0.008986       13.78
Combinational                  0.0009648    0.001512     0.02154     0.02401       36.83
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004988    0.001777     0.05844      0.0652         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.004988    0.001777     0.05844      0.0652         100
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4094.66MB/6727.72MB/4103.91MB)


Output file is ./timingReports/TOP_postCTS.power.

------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.285  | 49.710  | 49.285  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Begin: Collecting metrics
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Power estimated                                            | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |    49.286 |   49.286 |           |        0 |        4.66 |            |              |                |               |            |              | 0:00:02  |        3911 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3912 |      |     |
| simplify_netlist        |           |          |           |          |             |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        3928 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3928 |      |     |
| global_opt              |           |   49.286 |           |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:07  |        3951 |      |     |
| area_reclaiming         |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3964 |      |     |
| wns_fixing              |    49.710 |    0.000 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming_2       |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:06  |        3976 |      |     |
| power_reclaiming        |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        4058 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              |                |               |            |              | 0:00:02  |        3946 |      |     |
| global_route            |           |          |           |          |             |            |              |                |               |       0.00 |         0.00 | 0:00:01  |        3937 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              |                |               |            |              | 0:00:00  |        3937 |      |     |
| drv_eco_fixing          |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:03  |        3970 |    0 |   0 |
| power_reclaiming_2      |    49.710 |   49.285 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 |            |              | 0:00:10  |        4046 |      |     |
| final_summary           |    49.710 |   49.285 |           |        0 |        4.65 |            |              |                |               |       0.00 |         0.00 | 0:00:05  |        3972 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:08:53, real = 0:09:18, mem = 4094.6M, totSessionCpu=0:22:54 **
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 1781.05MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(clock_opt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.0 real=0:00:00.0)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for dc_slow:setup.early...
Clock tree timing engine global stage delay update for dc_slow:setup.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dc_slow:setup.late...
Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dc_fast:hold.early...
Clock tree timing engine global stage delay update for dc_fast:hold.early done. (took cpu=0:00:00.0 real=0:00:00.0)
Clock tree timing engine global stage delay update for dc_fast:hold.late...
Clock tree timing engine global stage delay update for dc_fast:hold.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:        1119.44           1224          0.000 ns         49.285 ns  clock_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7324          1  The length of %s cell list for skewClock...
WARNING   IMPCCOPT-1157        1  Did not meet the max_fanout constraint. ...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
WARNING   IMPCCOPT-1484        1  No activity file is loaded; therefore th...
WARNING   IMPCCOPT-2015        2  %s will not update I/O latencies for the...
*** Message Summary: 7 warning(s), 0 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:10:24.9/0:11:25.6 (0.9), totSession cpu/real = 0:22:57.8/0:26:43.7 (0.9), mem = 4010.1M
Ending "clock_opt_design" (total cpu=0:10:25, real=0:11:26, peak res=4106.9M, current mem=3903.0M)
<CMD> timeDesign -postCTS -hold -prefix postCTS_hold -outDir timingReports
*** timeDesign #5 [begin] () : totSession cpu/real = 0:22:57.9/0:26:43.8 (0.9), mem = 3876.1M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3844.6M)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3898.74)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1145
End delay calculation. (MEM=3902.39 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3902.39 CPU=0:00:00.4 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.2 real=0:00:01.0 totSessionCpu=0:23:00 mem=3900.8M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.084  | -0.068  | -0.084  |
|           TNS (ns):| -10.748 | -10.420 | -0.572  |
|    Violating Paths:|   227   |   221   |   22    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 4.653%
       (11.718% with Fillers)
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 2.04 sec
Total Real time: 2.0 sec
Total Memory Usage: 3821.296875 Mbytes
*** timeDesign #5 [finish] () : cpu/real = 0:00:02.0/0:00:02.2 (0.9), totSession cpu/real = 0:23:00.0/0:26:46.0 (0.9), mem = 3821.3M
<CMD> optPower -postCTS
*** optPower #2 [begin] () : totSession cpu/real = 0:23:00.0/0:26:46.0 (0.9), mem = 3821.3M
GigaOpt running with 1 threads.
**WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
OPTC: m4 20.0 50.0
OPTC: view 50.0
Need call spDPlaceInit before registerPrioInstLoc.
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in BcWc mode...
Start delay calculation (fullDC) (1 T). (MEM=3897.8)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1145
End delay calculation. (MEM=3905.23 CPU=0:00:00.3 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3905.23 CPU=0:00:00.4 REAL=0:00:00.0)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
             0V	    gnd
          0.72V	    vdd

Starting Activity Propagation
2025-May-28 16:58:37 (2025-May-28 20:58:37 GMT)
2025-May-28 16:58:37 (2025-May-28 20:58:37 GMT): 10%
2025-May-28 16:58:37 (2025-May-28 20:58:37 GMT): 20%

Finished Activity Propagation
2025-May-28 16:58:37 (2025-May-28 20:58:37 GMT)
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4033.6M, totSessionCpu=0:30:44 **


------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 49.285  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   450   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.


Begin: Power Optimization
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)

Begin Processing Signal Activity


Starting Activity Propagation
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT)
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 10%
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 20%

Finished Activity Propagation
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT)
 ... Calculating switching power
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 10%
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 20%
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 30%
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 40%
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 50%
 ... Calculating internal and leakage power
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 60%
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 70%
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 80%
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT): 90%

Finished Calculating power
2025-May-28 17:06:19 (2025-May-28 21:06:19 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4040.41MB/6724.53MB/4103.91MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-28 17:06:20 (2025-May-28 21:06:20 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00498754 	    7.6496%
Total Switching Power:       0.00177707 	    2.7256%
Total Leakage Power:         0.05843554 	   89.6249%
Total Power:                 0.06520015
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004023   0.0002647     0.02791      0.0322       49.39
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.008986    0.008986       13.78
Combinational                  0.0009648    0.001512     0.02154     0.02401       36.83
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004988    0.001777     0.05844      0.0652         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.004988    0.001777     0.05844      0.0652         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):         0.000197
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001687
*                Total Cap:      2.00636e-12 F
*                Total instances in design:  1443
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:   319
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4040.86MB/6724.53MB/4103.91MB)



**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.285|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.285|0.000|
+----------+------+-----+

Begin: Core Power Optimization
*** PowerOpt #1 [begin] (optPower #2) : totSession cpu/real = 0:30:49.2/0:34:34.2 (0.9), mem = 4004.6M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00510768, 0.00177707, 0.0581332, 0.065018
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 11.72
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   11.72%|        -|   0.000|   0.000|   0:00:00.0| 4199.9M|
|   11.72%|        0|   0.000|   0.000|   0:00:01.0| 4199.9M|
|   11.72%|       18|   0.000|   0.000|   0:00:02.0| 4199.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 11.72
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of insts committed for which the initial cell was dont use = 0

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
End: Core Power Optimization (cpu = 0:00:05.1) (real = 0:00:05.0) **
(I,S,L,T): view_slow_mission: 0.00511551, 0.00177568, 0.0581163, 0.0650075
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** PowerOpt #1 [finish] (optPower #2) : cpu/real = 0:00:05.1/0:00:05.1 (1.0), totSession cpu/real = 0:30:54.3/0:34:39.3 (0.9), mem = 4199.9M

*** Starting refinePlace (0:30:55 mem=4139.9M) ***
Total net bbox length = 4.588e+03 (2.154e+03 2.434e+03) (ext = 1.253e+02)

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4123.9MB
Summary Report:
Instances move: 0 (out of 1124 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 319 movable physical-only)
Total net bbox length = 4.588e+03 (2.154e+03 2.434e+03) (ext = 1.253e+02)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4123.9MB
*** Finished refinePlace (0:30:55 mem=4123.9M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4123.9M) ***


*** Finish Physical Update (cpu=0:00:00.9 real=0:00:01.0 mem=4123.9M) ***
Checking setup slack degradation ...
env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4
Using Power View: view_slow_mission.

Begin Power Analysis

             0V	    gnd
          0.72V	    vdd
Begin Processing Timing Library for Power Calculation

Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)



Begin Processing Power Net/Grid for Power Calculation

Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)

Begin Processing Timing Window Data for Power Calculation

Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)

Begin Processing User Attributes

Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)

Begin Processing Signal Activity


Starting Levelizing
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT)
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 10%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 20%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 30%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 40%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 50%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 60%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 70%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 80%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 90%

Finished Levelizing
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT)

Starting Activity Propagation
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT)
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 10%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 20%

Finished Activity Propagation
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT)
Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.13MB/6893.86MB/4174.13MB)

Begin Power Computation

      ----------------------------------------------------------
      # of cell(s) missing both power/leakage table: 0
      # of cell(s) missing power table: 0
      # of cell(s) missing leakage table: 0
      ----------------------------------------------------------



Starting Calculating power
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT)
 ... Calculating switching power
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 10%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 20%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 30%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 40%
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 50%
 ... Calculating internal and leakage power
2025-May-28 17:06:29 (2025-May-28 21:06:29 GMT): 60%
2025-May-28 17:06:30 (2025-May-28 21:06:30 GMT): 70%
2025-May-28 17:06:30 (2025-May-28 21:06:30 GMT): 80%
2025-May-28 17:06:30 (2025-May-28 21:06:30 GMT): 90%

Finished Calculating power
2025-May-28 17:06:30 (2025-May-28 21:06:30 GMT)
      # of MSMV cell(s) missing power_level: 0
Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.16MB/6893.86MB/4174.16MB)

Begin Processing User Attributes

Begin Processing set_power
Ended Processing set_power: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4174.16MB/6893.86MB/4174.16MB)
Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.16MB/6893.86MB/4174.16MB)

Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=4174.16MB/6893.86MB/4174.16MB)

Begin Boundary Leakage Calculation
Ended Boundary Leakage Calculation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4174.16MB/6893.86MB/4174.16MB)
Begin Static Power Report Generation
*----------------------------------------------------------------------------------------
*	Innovus 23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
*	
*
* 	Date & Time:	2025-May-28 17:06:30 (2025-May-28 21:06:30 GMT)
*
*----------------------------------------------------------------------------------------
*
*	Design: TOP
*
*	Parasitic Files used:
*
*	Power Units = 1mW
*
*	Time Units = 1e-09 secs
*
*       report_power
*
-----------------------------------------------------------------------------------------
*



Total Power
-----------------------------------------------------------------------------------------
Total Internal Power:        0.00498929 	    7.6536%
Total Switching Power:       0.00177568 	    2.7239%
Total Leakage Power:         0.05842426 	   89.6226%
Total Power:                 0.06518923
-----------------------------------------------------------------------------------------


Group                           Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
Sequential                      0.004024   0.0002647     0.02791      0.0322        49.4
Macro                                  0           0           0           0           0
IO                                     0           0           0           0           0
Physical-Only                          0           0    0.008986    0.008986       13.78
Combinational                  0.0009651    0.001511     0.02153       0.024       36.82
Clock (Combinational)                  0           0           0           0           0
Clock (Sequential)                     0           0           0           0           0
-----------------------------------------------------------------------------------------
Total                           0.004989    0.001776     0.05842     0.06519         100
-----------------------------------------------------------------------------------------


Rail                  Voltage   Internal   Switching     Leakage       Total  Percentage 
                                Power      Power         Power         Power  (%)        
-----------------------------------------------------------------------------------------
vdd                      0.72   0.004989    0.001776     0.05842     0.06519         100
 
 
-----------------------------------------------------------------------------------------
*	Power Distribution Summary: 
*              Highest Average Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):         0.000197
*              Highest Leakage Power: fsm_sync_inst/state_pos_reg (UDB116SVT24_FDPQ_V2_3):        0.0001687
*                Total Cap:      2.00561e-12 F
*                Total instances in design:  1443
*                Total instances in design with no power:     0
*                Total instances in design with no activty:     0

*                Total Fillers and Decap:   319
-----------------------------------------------------------------------------------------
 
** INFO:  (VOLTUS_POWR-3465): There are 0 decaps and 0 fillers in the design

Ended Static Power Report Generation: (cpu=0:00:00, real=0:00:00,
mem(process/total/peak)=4174.77MB/6893.86MB/4174.77MB)

OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |49.185|0.000|
|reg2reg   |49.710|0.000|
|HEPG      |49.710|0.000|
|All Paths |49.185|0.000|
+----------+------+-----+

End: Power Optimization (cpu=0:00:07, real=0:00:07, mem=4056.92M, totSessionCpu=0:30:56).


------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.185  | 49.710  | 49.185  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 4172.4M, totSessionCpu=0:30:56 **
OPTC: user 20.0
** Finished Power Reclaim Optimization (cpu = 0:07:57) (real = 0:07:55) **
*** optPower #2 [finish] () : cpu/real = 0:07:56.7/0:07:55.8 (1.0), totSession cpu/real = 0:30:56.7/0:34:41.8 (0.9), mem = 4057.1M
<CMD> saveDesign postCTSopt.inn
#% Begin save design ... (date=05/28 17:06:31, mem=4078.6M)
% Begin Save ccopt configuration ... (date=05/28 17:06:31, mem=4078.6M)
% End Save ccopt configuration ... (date=05/28 17:06:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=4079.1M, current mem=4079.1M)
% Begin Save netlist data ... (date=05/28 17:06:31, mem=4079.1M)
Writing Binary DB to postCTSopt.inn.dat/TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/28 17:06:31, total cpu=0:00:00.1, real=0:00:00.0, peak res=4079.1M, current mem=4079.1M)
Saving symbol-table file ...
Saving congestion map file postCTSopt.inn.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/28 17:06:32, mem=4079.6M)
Saving AAE Data ...
% End Save AAE data ... (date=05/28 17:06:32, total cpu=0:00:01.8, real=0:00:00.0, peak res=4079.6M, current mem=4078.8M)
Saving preference file postCTSopt.inn.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/28 17:06:33, mem=4080.2M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/28 17:06:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=4080.2M, current mem=4080.2M)
Saving PG file postCTSopt.inn.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Wed May 28 17:06:34 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4035.6M) ***
*info - save blackBox cells to lef file postCTSopt.inn.dat/TOP.bbox.lef
Saving Drc markers ...
... No Drc file written since there is no markers found.
% Begin Save placement data ... (date=05/28 17:06:34, mem=4080.2M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/28 17:06:34, total cpu=0:00:00.1, real=0:00:00.0, peak res=4080.2M, current mem=4080.2M)
% Begin Save routing data ... (date=05/28 17:06:34, mem=4080.2M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=4035.6M) ***
% End Save routing data ... (date=05/28 17:06:35, total cpu=0:00:00.1, real=0:00:01.0, peak res=4080.4M, current mem=4080.4M)
Saving property file postCTSopt.inn.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4038.6M) ***
#Saving pin access data to file postCTSopt.inn.dat/TOP.apa ...
#
Saving rc congestion map postCTSopt.inn.dat/TOP.congmap.gz ...
Saving preRoute extracted patterns in file 'postCTSopt.inn.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'postCTSopt.inn.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/28 17:06:36, mem=4081.9M)
% End Save power constraints data ... (date=05/28 17:06:36, total cpu=0:00:00.1, real=0:00:00.0, peak res=4081.9M, current mem=4081.9M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design postCTSopt.inn.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=05/28 17:06:37, total cpu=0:00:04.0, real=0:00:06.0, peak res=4082.8M, current mem=4082.8M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> setNanoRouteMode -routeWithTimingDriven true
<CMD> setNanoRouteMode -routeWithSiDriven true
<CMD> setNanoRouteMode -drouteFixAntenna true
<CMD> setNanoRouteMode -routeInsertAntennaDiode false
<CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
<CMD> setNanoRouteMode -route_detail_end_iteration 30
<CMD> routeDesign
#% Begin routeDesign (date=05/28 17:06:37, mem=4082.8M)
#routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4082.80 (MB), peak = 4176.08 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort high
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                30
setNanoRouteMode -route_detail_fix_antenna                  true
setNanoRouteMode -route_detail_use_multi_cut_via_effort     medium
setNanoRouteMode -route_route_side                          front
setNanoRouteMode -route_extract_third_party_compatible      false
setNanoRouteMode -route_global_exp_timing_driven_std_delay  6.1
setNanoRouteMode -route_antenna_diode_insertion             false
setNanoRouteMode -route_with_si_driven                      true
setNanoRouteMode -route_with_timing_driven                  true
setDesignMode -powerEffort                                  high
setDesignMode -process                                      22
setDesignMode -propagateActivity                            true
setExtractRCMode -coupling_c_th                             3
setExtractRCMode -engine                                    preRoute
setExtractRCMode -relative_c_th                             0.03
setExtractRCMode -total_c_th                                5
setDelayCalMode -enable_high_fanout                         true
setDelayCalMode -eng_enablePrePlacedFlow                    false
setDelayCalMode -engine                                     aae
setDelayCalMode -ignoreNetLoad                              false
setDelayCalMode -socv_accuracy_mode                         low
setSIMode -separate_delta_delay_on_data                     true

#**INFO: multi-cut via swapping will be performed after routing.
#**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=4059.8M, init mem=4059.8M)
*info: Placed = 1443          
*info: Unplaced = 0           
Placement Density:11.71%(1298/11082)
Placement Density (including fixed std cells):11.71%(1298/11082)
Finished checkPlace (total: cpu=0:00:00.0, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4059.8M)

changeUseClockNetStatus Option :  -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=4059.8M) ***
#Start route 1 clock and analog nets...
% Begin globalDetailRoute (date=05/28 17:06:37, mem=4083.0M)

globalDetailRoute

#Start globalDetailRoute on Wed May 28 17:06:37 2025
#
Grid density data update skipped
Initializing multi-corner resistance tables ...
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 1144 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 1147.
#1 routable net do not has any wires.
#1144 skipped nets have only detail routed wires.
#1 net will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:06:38 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4089.59 (MB), peak = 4176.08 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:58, elapsed time = 00:00:58, memory = 4094.17 (MB), peak = 4176.08 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#624 out of 1444(43.21%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#42 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.04 (MB)
#Total memory = 4094.21 (MB)
#Peak memory = 4298.16 (MB)
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Wed May 28 17:07:36 2025
#
#Cpu time = 00:00:59
#Elapsed time = 00:00:58
#Increased memory = 9.69 (MB)
#Total memory = 4094.25 (MB)
#Peak memory = 4298.16 (MB)
#
#
#Start global routing on Wed May 28 17:07:36 2025
#
#
#Start global routing initialization on Wed May 28 17:07:36 2025
#
#Number of eco nets is 1
#
#Start global routing data preparation on Wed May 28 17:07:36 2025
#
#Start routing resource analysis on Wed May 28 17:07:36 2025
#
#Routing resource analysis is done on Wed May 28 17:07:36 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          31         951        7056    96.43%
#  M2             H        1173         236        7056     7.19%
#  C1             V        1218          47        7056     1.35%
#  C2             H        1252           0        7056     0.00%
#  C3             V        1265           0        7056     0.00%
#  C4             H        1252           0        7056     0.00%
#  C5             V        1265           0        7056     0.00%
#  JA             H         124           0        7056     1.19%
#  QA             V          47           0        7056    44.05%
#  QB             H          47           0        7056    44.05%
#  LB             V          31           0        7056    63.10%
#  --------------------------------------------------------------
#  Total                   7706      10.65%       77616    23.39%
#
#
#
#
#Global routing data preparation is done on Wed May 28 17:07:36 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4095.71 (MB), peak = 4298.16 (MB)
#
#
#Global routing initialization is done on Wed May 28 17:07:36 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4096.19 (MB), peak = 4298.16 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4103.37 (MB), peak = 4298.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4103.02 (MB), peak = 4298.16 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4103.02 (MB), peak = 4298.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of nets with skipped attribute = 1144 (skipped).
#Total number of routable nets = 1.
#Total number of nets in the design = 1147.
#
#1 routable net has routed wires.
#1144 skipped nets have only detail routed wires.
#
#Routed net constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               1  
#-----------------------------
#        Total               1  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1145  
#-----------------------------
#        Total            1145  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 400 um.
#Total half perimeter of net bounding box = 75 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 98 um.
#Total wire length on LAYER C1 = 227 um.
#Total wire length on LAYER C2 = 76 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 268
#Up-Via Summary (total 268):
#           
#-----------------------
# M2                195
# C1                 73
#-----------------------
#                   268 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 8.82 (MB)
#Total memory = 4103.07 (MB)
#Peak memory = 4298.16 (MB)
#
#Finished global routing on Wed May 28 17:07:36 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4101.82 (MB), peak = 4298.16 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 0 horizontal wires in 3 hboxes and 1 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total wire length = 400 um.
#Total half perimeter of net bounding box = 75 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 98 um.
#Total wire length on LAYER C1 = 227 um.
#Total wire length on LAYER C2 = 76 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 268
#Up-Via Summary (total 268):
#           
#-----------------------
# M2                195
# C1                 73
#-----------------------
#                   268 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4102.02 (MB), peak = 4298.16 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:59
#Elapsed time = 00:00:59
#Increased memory = 17.52 (MB)
#Total memory = 4102.02 (MB)
#Peak memory = 4298.16 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 9.69% of the total area was rechecked for DRC, and 1.53% required routing.
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | EOLCol| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      3|      3|
#  Totals |      3|      3|
#---------+-------+-------+
#
#641 out of 1443 instances (44.4%) need to be verified(marked ipoed), dirty area = 1.8%.
#   number of violations = 3
#
#  By Layer and Type:
#
#---------+-------+-------+
#  -      | EOLCol| Totals|
#---------+-------+-------+
#  M1     |      0|      0|
#  M2     |      3|      3|
#  Totals |      3|      3|
#---------+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4106.01 (MB), peak = 4298.16 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4105.79 (MB), peak = 4298.16 (MB)
#Complete Detail Routing.
#Total wire length = 401 um.
#Total half perimeter of net bounding box = 75 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 96 um.
#Total wire length on LAYER C1 = 226 um.
#Total wire length on LAYER C2 = 80 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 277
#Total number of multi-cut vias = 4 (  1.4%)
#Total number of single cut vias = 273 ( 98.6%)
#Up-Via Summary (total 277):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               194 ( 99.0%)         2 (  1.0%)        196
# C1                79 ( 97.5%)         2 (  2.5%)         81
#-----------------------------------------------------------
#                  273 ( 98.6%)         4 (  1.4%)        277 
#
#Total number of DRC violations = 0
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 3.77 (MB)
#Total memory = 4105.79 (MB)
#Peak memory = 4298.16 (MB)
#
#start routing for process antenna violation fix ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4105.83 (MB), peak = 4298.16 (MB)
#
#Total wire length = 401 um.
#Total half perimeter of net bounding box = 75 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 96 um.
#Total wire length on LAYER C1 = 226 um.
#Total wire length on LAYER C2 = 80 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 277
#Total number of multi-cut vias = 4 (  1.4%)
#Total number of single cut vias = 273 ( 98.6%)
#Up-Via Summary (total 277):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               194 ( 99.0%)         2 (  1.0%)        196
# C1                79 ( 97.5%)         2 (  2.5%)         81
#-----------------------------------------------------------
#                  273 ( 98.6%)         4 (  1.4%)        277 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 401 um.
#Total half perimeter of net bounding box = 75 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 96 um.
#Total wire length on LAYER C1 = 226 um.
#Total wire length on LAYER C2 = 80 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 277
#Total number of multi-cut vias = 4 (  1.4%)
#Total number of single cut vias = 273 ( 98.6%)
#Up-Via Summary (total 277):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2               194 ( 99.0%)         2 (  1.0%)        196
# C1                79 ( 97.5%)         2 (  2.5%)         81
#-----------------------------------------------------------
#                  273 ( 98.6%)         4 (  1.4%)        277 
#
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping..
#2.88% of area are rerouted by ECO routing.
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4110.47 (MB), peak = 4298.16 (MB)
#CELL_VIEW TOP,init has no DRC violation.
#Total number of DRC violations = 0
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 401 um.
#Total half perimeter of net bounding box = 75 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 96 um.
#Total wire length on LAYER C1 = 226 um.
#Total wire length on LAYER C2 = 80 um.
#Total wire length on LAYER C3 = 0 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 277
#Total number of multi-cut vias = 147 ( 53.1%)
#Total number of single cut vias = 130 ( 46.9%)
#Up-Via Summary (total 277):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M2                90 ( 45.9%)       106 ( 54.1%)        196
# C1                40 ( 49.4%)        41 ( 50.6%)         81
#-----------------------------------------------------------
#                  130 ( 46.9%)       147 ( 53.1%)        277 
#
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.91 (MB)
#Total memory = 4102.93 (MB)
#Peak memory = 4298.16 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:01:01
#Elapsed time = 00:01:01
#Increased memory = -30.21 (MB)
#Total memory = 4052.80 (MB)
#Peak memory = 4298.16 (MB)
#Number of warnings = 45
#Total number of warnings = 122
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 28 17:07:39 2025
#
% End globalDetailRoute (date=05/28 17:07:39, total cpu=0:01:02, real=0:01:02, peak res=4298.2M, current mem=4052.0M)
#**INFO: auto set of droutePostRouteSwapVia to multiCut
% Begin globalDetailRoute (date=05/28 17:07:39, mem=4052.1M)

globalDetailRoute

#Start globalDetailRoute on Wed May 28 17:07:39 2025
#
#Generating timing data, please wait...
#1145 total nets, 1 already routed, 1 will ignore in trialRoute
#View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4024.58 (MB), peak = 4298.16 (MB)
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:04, elapsed time = 00:00:06, memory = 4020.46 (MB), peak = 4298.16 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 12.20ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4020.50 (MB), peak = 4298.16 (MB)
#Stage 3: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4026.57 (MB), peak = 4298.16 (MB)
#Default setup view is reset to view_slow_mission.
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4026.58 (MB), peak = 4298.16 (MB)
#Current view: view_slow_mission 
#Current enabled view: view_slow_mission 
#Generating timing data took: cpu time = 00:00:07, elapsed time = 00:00:09, memory = 4025.82 (MB), peak = 4298.16 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:07:48 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.77 (MB), peak = 4298.16 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4035.34 (MB), peak = 4298.16 (MB)
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#624 out of 1444(43.21%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#42 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -0.04 (MB)
#Total memory = 4035.29 (MB)
#Peak memory = 4298.16 (MB)
#
#Summary of active signal nets routing constraints set by OPT:
#	preferred routing layers      : 0
#	preferred routing layer effort: 0
#	preferred extra space         : 0
#	preferred multi-cut via       : 0
#	avoid detour                  : 0
#	expansion ratio               : 0
#	net priority                  : 0
#	s2s control                   : 0
#	avoid chaining                : 0
#	inst-based stacking via       : 0
#
#Summary of active signal nets routing constraints set by USER:
#	preferred routing layers      : 0
#	preferred routing layer effort     : 0
#	preferred extra space              : 0
#	preferred multi-cut via            : 0
#	avoid detour                       : 0
#	net weight                         : 0
#	avoid chaining                     : 0
#	cell-based stacking via (required) : 0
#	cell-based stacking via (optional) : 0
#
#Start timing driven prevention iteration...
#Setup timing driven global route constraints on 0 nets
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
#Skipped timing-driven prevention.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4035.31 (MB), peak = 4298.16 (MB)
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1145.
#Total number of nets in the design = 1147.
#1144 routable nets do not have any wires.
#1 routable net has routed wires.
#1144 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Wed May 28 17:07:50 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.02 (MB)
#Total memory = 4035.33 (MB)
#Peak memory = 4298.16 (MB)
#
#
#Start global routing on Wed May 28 17:07:50 2025
#
#
#Start global routing initialization on Wed May 28 17:07:50 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Wed May 28 17:07:50 2025
#
#Start routing resource analysis on Wed May 28 17:07:50 2025
#
#Routing resource analysis is done on Wed May 28 17:07:50 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          31         951        7056    96.43%
#  M2             H        1171         238        7056     7.19%
#  C1             V        1215          50        7056     1.35%
#  C2             H        1250           2        7056     0.00%
#  C3             V        1265           0        7056     0.00%
#  C4             H        1252           0        7056     0.00%
#  C5             V        1265           0        7056     0.00%
#  JA             H         124           0        7056     1.19%
#  QA             V          47           0        7056    44.05%
#  QB             H          47           0        7056    44.05%
#  LB             V          31           0        7056    63.10%
#  --------------------------------------------------------------
#  Total                   7699      10.71%       77616    23.39%
#
#
#
#
#Global routing data preparation is done on Wed May 28 17:07:50 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4036.59 (MB), peak = 4298.16 (MB)
#
#
#Global routing initialization is done on Wed May 28 17:07:50 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4036.59 (MB), peak = 4298.16 (MB)
#
#Skip 1/2 round for no nets in the round...
#Route nets in 2/2 round...
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4037.57 (MB), peak = 4298.16 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4037.57 (MB), peak = 4298.16 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 1145.
#Total number of nets in the design = 1147.
#
#1145 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1144  
#-----------------------------
#        Total            1144  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            1145  
#-----------------------------
#        Total            1145  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          148(2.17%)     30(0.44%)      3(0.04%)   (2.66%)
#  C1           55(0.78%)      4(0.06%)      0(0.00%)   (0.84%)
#  C2            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    203(0.34%)     34(0.06%)      3(0.00%)   (0.40%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.30% H + 0.10% V
#
#Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   M1(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   M2(H)    |         50.00 |        111.00 |   112.32     2.16   113.91   110.16 |
[hotspot] |   C1(V)    |          5.00 |         13.00 |    54.00    45.36    62.64    49.68 |
[hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] |   worst    | (M2)    50.00 | (M2)   111.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
[hotspot] | all layers |          0.00 |          0.00 |                                     |
[hotspot] +------------+---------------+---------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
#Complete Global Routing.
#Total wire length = 6042 um.
#Total half perimeter of net bounding box = 5029 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1795 um.
#Total wire length on LAYER C1 = 2095 um.
#Total wire length on LAYER C2 = 1520 um.
#Total wire length on LAYER C3 = 632 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 5956
#Total number of multi-cut vias = 147 (  2.5%)
#Total number of single cut vias = 5809 ( 97.5%)
#Up-Via Summary (total 5956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1436 (100.0%)         0 (  0.0%)       1436
# M2              2681 ( 96.2%)       106 (  3.8%)       2787
# C1              1300 ( 96.9%)        41 (  3.1%)       1341
# C2               392 (100.0%)         0 (  0.0%)        392
#-----------------------------------------------------------
#                 5809 ( 97.5%)       147 (  2.5%)       5956 
#
#Total number of involved regular nets 225
#Maximum src to sink distance  82.5
#Average of max src_to_sink distance  11.1
#Average of ave src_to_sink distance  7.5
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 5 tracks.
#Total overcon = 0.40%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.29 (MB)
#Total memory = 4037.62 (MB)
#Peak memory = 4298.16 (MB)
#
#Finished global routing on Wed May 28 17:07:51 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4036.36 (MB), peak = 4298.16 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1808 horizontal wires in 3 hboxes and 1495 vertical wires in 3 hboxes.
#Done with 350 horizontal wires in 3 hboxes and 293 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2          1614.74 	  1.17%  	  0.00% 	  1.01%
# C1          1809.58 	  0.87%  	  0.00% 	  0.80%
# C2          1412.36 	  0.03%  	  0.00% 	  0.00%
# C3           609.81 	  0.00%  	  0.00% 	  0.00%
# C4             0.00 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        5446.48  	  0.64% 	  0.00% 	  0.00%
#Complete Track Assignment.
#Total wire length = 5736 um.
#Total half perimeter of net bounding box = 5029 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1678 um.
#Total wire length on LAYER C1 = 1988 um.
#Total wire length on LAYER C2 = 1469 um.
#Total wire length on LAYER C3 = 602 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 5956
#Total number of multi-cut vias = 147 (  2.5%)
#Total number of single cut vias = 5809 ( 97.5%)
#Up-Via Summary (total 5956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1436 (100.0%)         0 (  0.0%)       1436
# M2              2681 ( 96.2%)       106 (  3.8%)       2787
# C1              1300 ( 96.9%)        41 (  3.1%)       1341
# C2               392 (100.0%)         0 (  0.0%)        392
#-----------------------------------------------------------
#                 5809 ( 97.5%)       147 (  2.5%)       5956 
#
#cpu time = 00:00:01, elapsed time = 00:00:00, memory = 4036.45 (MB), peak = 4298.16 (MB)
#
#Start post global route fixing for timing critical nets ...
#
#* Updating design timing data...
#Extracting RC...
Un-suppress "**WARN ..." messages.
#
#Start tQuantus RC extraction...
#Finish check_net_pin_list step Enter extract_rc_after_routing
#Extract in track assign mode
#Start extraction data preparation
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV_On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Generating the tQuantus model file automatically.
#num_tile=29070 avg_aspect_ratio=1.984855 
#Vertical num_row 61 per_row= 476 halo= 20000 
#hor_num_col = 179 final aspect_ratio= 0.635300
#Build RC corners: cpu time = 00:00:32, elapsed time = 00:00:40, memory = 4177.80 (MB), peak = 4392.63 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4186.27 (MB)
#Peak memory = 4392.63 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Start Post Track Assignment Wire Spread.
#Done with 267 horizontal wires in 3 hboxes and 264 vertical wires in 3 hboxes.
#Complete Post Track Assignment Wire Spread.
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 1145 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    10.08 (MB), total memory =  4195.54 (MB), peak memory =  4392.63 (MB)
#
#Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4186.82 (MB), peak = 4392.63 (MB)
#RC Statistics: 0 Res, 2871 Ground Cap, 0 XCap (Edge to Edge)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d
#Finish registering nets and terms for rcdb.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7152 nodes, 6007 edges, and 0 xcaps
#0 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Remove Post Track Assignment Wire Spread
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4271.383M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_CynvY7.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:00.0 mem: 4271.383M)
#
#Restore RCDB.
#Remove Post Track Assignment Wire Spread
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:35
#Elapsed time = 00:00:43
#Increased memory = 152.76 (MB)
#Total memory = 4189.22 (MB)
#Peak memory = 4392.63 (MB)
#
Un-suppress "**WARN ..." messages.
#RC Extraction Completed...
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
#Reporting timing...
#Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
#Stage 1: cpu time = 00:00:06, elapsed time = 00:00:10, memory = 4192.79 (MB), peak = 4392.63 (MB)
#Library Standard Delay: 6.10ps
#Slack threshold: 0.00ps
#*** Analyzed 0 timing critical paths, and collected 0.
#Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4192.79 (MB), peak = 4392.63 (MB)
#Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4193.55 (MB), peak = 4392.63 (MB)
**WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
Worst slack reported in the design = 99.606812 (late)
*** writeDesignTiming (0:00:00.1) ***
#Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4193.86 (MB), peak = 4392.63 (MB)
Un-suppress "**WARN ..." messages.
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1145
#Total number of significant detoured timing critical nets is 0
#Total number of selected detoured timing critical nets is 0
#
#----------------------------------------------------
# Summary of active signal nets routing constraints
#+--------------------------+-----------+
#+--------------------------+-----------+
#
#----------------------------------------------------
Current (total cpu=0:32:55, real=0:37:01, peak res=4392.6M, current mem=4123.4M)
TOP
Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=4134.4M, current mem=4134.4M)
Current (total cpu=0:32:55, real=0:37:01, peak res=4392.6M, current mem=4134.4M)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4134.37 (MB), peak = 4392.63 (MB)
#* Importing design timing data...
#Number of victim nets: 0
#Number of aggressor nets: 0
#Number of weak nets: 0
#Number of critical nets: 0
#	level 1 [   0.0, -1000.0]: 0 nets
#	level 2 [   0.0, -1000.0]: 0 nets
#	level 3 [   0.0, -1000.0]: 0 nets
#Total number of nets: 1145
#
#timing driven effort level: 3
#Start Track Assignment With Timing Driven.
#Done with 55 horizontal wires in 3 hboxes and 65 vertical wires in 3 hboxes.
#Done with 13 horizontal wires in 3 hboxes and 29 vertical wires in 3 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 3 vertical wires in 3 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# M1             0.00 	  0.00%  	  0.00% 	  0.00%
# M2          1609.23 	  1.17%  	  0.00% 	  1.00%
# C1          1805.05 	  0.82%  	  0.00% 	  0.80%
# C2          1413.52 	  0.00%  	  0.00% 	  0.00%
# C3           609.33 	  0.00%  	  0.00% 	  0.00%
# C4             0.00 	  0.00%  	  0.00% 	  0.00%
# C5             0.00 	  0.00%  	  0.00% 	  0.00%
# JA             0.00 	  0.00%  	  0.00% 	  0.00%
# QA             0.00 	  0.00%  	  0.00% 	  0.00%
# QB             0.00 	  0.00%  	  0.00% 	  0.00%
# LB             0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All        5437.13  	  0.62% 	  0.00% 	  0.00%
#Complete Track Assignment With Timing Driven.
#Total wire length = 5727 um.
#Total half perimeter of net bounding box = 5029 um.
#Total wire length on LAYER M1 = 0 um.
#Total wire length on LAYER M2 = 1672 um.
#Total wire length on LAYER C1 = 1983 um.
#Total wire length on LAYER C2 = 1470 um.
#Total wire length on LAYER C3 = 602 um.
#Total wire length on LAYER C4 = 0 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 5956
#Total number of multi-cut vias = 147 (  2.5%)
#Total number of single cut vias = 5809 ( 97.5%)
#Up-Via Summary (total 5956):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1436 (100.0%)         0 (  0.0%)       1436
# M2              2681 ( 96.2%)       106 (  3.8%)       2787
# C1              1300 ( 96.9%)        41 (  3.1%)       1341
# C2               392 (100.0%)         0 (  0.0%)        392
#-----------------------------------------------------------
#                 5809 ( 97.5%)       147 (  2.5%)       5956 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4134.45 (MB), peak = 4392.63 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:46
#Elapsed time = 00:00:58
#Increased memory = 107.87 (MB)
#Total memory = 4134.45 (MB)
#Peak memory = 4392.63 (MB)
#Start reading timing information from file .timing_file_56484.tif.gz ...
#Read in timing information for 12 ports, 1124 instances from timing file .timing_file_56484.tif.gz.
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 1134
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| C2MCon| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      4|    31|     13|    24|    190| 100|     47|    409|
#  M2     |     51|    80|     64|   216|     32|  59|    149|    651|
#  C1     |     33|    16|      6|     0|      0|   0|     18|     73|
#  C2     |      0|     0|      0|     0|      0|   0|      1|      1|
#  Totals |     88|   127|     83|   240|    222| 159|    215|   1134|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:30, elapsed time = 00:00:30, memory = 4129.98 (MB), peak = 4392.63 (MB)
#start 1st optimization iteration ...
#   number of violations = 155
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    17|    17|     11|     18|  15|      9|     90|
#  M2     |      4|    10|    15|      6|      0|   4|     10|     49|
#  C1     |      7|     5|     0|      0|      0|   0|      4|     16|
#  Totals |     14|    32|    32|     17|     18|  19|     23|    155|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:40, elapsed time = 00:00:40, memory = 4129.93 (MB), peak = 4454.85 (MB)
#start 2nd optimization iteration ...
#   number of violations = 172
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    16|     12|     19|  24|      9|     97|
#  M2     |      9|     8|    18|      6|      0|   5|     20|     66|
#  C1     |      4|     4|     0|      0|      0|   0|      1|      9|
#  Totals |     16|    26|    34|     18|     19|  29|     30|    172|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4129.72 (MB), peak = 4454.85 (MB)
#start 3rd optimization iteration ...
#   number of violations = 153
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      0|    14|    16|     12|     20|  22|      6|     90|
#  M2     |      5|     4|    20|     11|      0|   4|     14|     58|
#  C1     |      4|     0|     0|      0|      0|   0|      1|      5|
#  Totals |      9|    18|    36|     23|     20|  26|     21|    153|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4129.64 (MB), peak = 4454.85 (MB)
#start 4th optimization iteration ...
#   number of violations = 155
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    16|    11|      8|     19|  18|      6|     79|
#  M2     |     10|     4|    19|      9|      0|   4|     24|     70|
#  C1     |      3|     0|     0|      0|      0|   0|      3|      6|
#  Totals |     14|    20|    30|     17|     19|  22|     33|    155|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4129.45 (MB), peak = 4454.85 (MB)
#start 5th optimization iteration ...
#   number of violations = 122
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    14|    16|     12|     12|  15|      5|     75|
#  M2     |      6|     5|    12|      6|      2|   2|     11|     44|
#  C1     |      3|     0|     0|      0|      0|   0|      0|      3|
#  Totals |     10|    19|    28|     18|     14|  17|     16|    122|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4129.73 (MB), peak = 4454.85 (MB)
#start 6th optimization iteration ...
#   number of violations = 89
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      0|    14|    12|     10|      5|  13|      3|     57|
#  M2     |      4|     3|     8|      5|      0|   4|      5|     29|
#  C1     |      3|     0|     0|      0|      0|   0|      0|      3|
#  Totals |      7|    17|    20|     15|      5|  17|      8|     89|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4165.17 (MB), peak = 4454.85 (MB)
#start 7th optimization iteration ...
#   number of violations = 102
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|    17|     13|      6|   8|      6|     71|
#  M2     |      2|     2|    10|      7|      0|   1|      6|     28|
#  C1     |      3|     0|     0|      0|      0|   0|      0|      3|
#  Totals |      9|    19|    27|     20|      6|   9|     12|    102|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4163.45 (MB), peak = 4454.85 (MB)
#start 8th optimization iteration ...
#   number of violations = 71
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    16|    11|     10|      4|   9|      3|     55|
#  M2     |      3|     0|     7|      2|      0|   0|      2|     14|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |      7|    16|    18|     12|      4|   9|      5|     71|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4159.93 (MB), peak = 4454.85 (MB)
#start 9th optimization iteration ...
#   number of violations = 73
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    16|    15|     11|      2|   8|      3|     58|
#  M2     |      3|     0|     5|      2|      0|   1|      2|     13|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |      8|    16|    20|     13|      2|   9|      5|     73|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4155.98 (MB), peak = 4454.85 (MB)
#start 10th optimization iteration ...
#   number of violations = 75
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    15|     9|      8|      6|  12|      3|     55|
#  M2     |      4|     0|     4|      2|      0|   0|      6|     16|
#  C1     |      3|     1|     0|      0|      0|   0|      0|      4|
#  Totals |      9|    16|    13|     10|      6|  12|      9|     75|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4153.55 (MB), peak = 4454.85 (MB)
#start 11th optimization iteration ...
#   number of violations = 63
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    17|     8|      7|      4|  10|      5|     53|
#  M2     |      2|     0|     3|      2|      0|   0|      1|      8|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |      6|    17|    11|      9|      4|  10|      6|     63|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4150.79 (MB), peak = 4454.85 (MB)
#start 12th optimization iteration ...
#   number of violations = 74
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    14|    10|      9|      4|  13|      5|     56|
#  M2     |      2|     0|     7|      2|      0|   2|      3|     16|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |      5|    14|    17|     11|      4|  15|      8|     74|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4149.93 (MB), peak = 4454.85 (MB)
#start 13th optimization iteration ...
#   number of violations = 71
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    10|      9|      4|  11|      4|     54|
#  M2     |      3|     0|     5|      1|      0|   1|      5|     15|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |      7|    14|    15|     10|      4|  12|      9|     71|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4149.04 (MB), peak = 4454.85 (MB)
#start 14th optimization iteration ...
#   number of violations = 68
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    15|    10|      9|      3|  10|      3|     53|
#  M2     |      3|     1|     3|      2|      0|   1|      3|     13|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |      8|    16|    13|     11|      3|  11|      6|     68|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4148.99 (MB), peak = 4454.85 (MB)
#start 15th optimization iteration ...
#   number of violations = 63
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    16|     8|      7|      4|  10|      5|     53|
#  M2     |      1|     1|     3|      2|      0|   0|      1|      8|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |      6|    17|    11|      9|      4|  10|      6|     63|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4149.04 (MB), peak = 4454.85 (MB)
#start 16th optimization iteration ...
#   number of violations = 64
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|     9|      7|      3|  10|      4|     54|
#  M2     |      3|     0|     2|      1|      0|   1|      3|     10|
#  Totals |      7|    17|    11|      8|      3|  11|      7|     64|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4149.44 (MB), peak = 4454.85 (MB)
#start 17th optimization iteration ...
#   number of violations = 64
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    16|     9|      8|      5|  11|      4|     55|
#  M2     |      2|     0|     4|      1|      0|   0|      2|      9|
#  Totals |      4|    16|    13|      9|      5|  11|      6|     64|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4149.44 (MB), peak = 4454.85 (MB)
#start 18th optimization iteration ...
#   number of violations = 54
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+-------+----+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| C2MCon| Enc| Totals|
#---------+-------+------+------+-------+-------+-------+----+-------+
#  M1     |      2|    17|     7|      6|      4|      3|   8|     47|
#  M2     |      2|     0|     4|      1|      0|      0|   0|      7|
#  Totals |      4|    17|    11|      7|      4|      3|   8|     54|
#---------+-------+------+------+-------+-------+-------+----+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4149.24 (MB), peak = 4454.85 (MB)
#start 19th optimization iteration ...
#   number of violations = 70
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    15|     9|      8|      7|  10|      5|     56|
#  M2     |      3|     0|     4|      2|      0|   0|      5|     14|
#  Totals |      5|    15|    13|     10|      7|  10|     10|     70|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4149.12 (MB), peak = 4454.85 (MB)
#start 20th optimization iteration ...
#   number of violations = 67
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    10|      9|      5|  11|      4|     55|
#  M2     |      4|     0|     2|      1|      0|   0|      5|     12|
#  Totals |      6|    14|    12|     10|      5|  11|      9|     67|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 4148.37 (MB), peak = 4454.85 (MB)
#start 21th optimization iteration ...
#   number of violations = 65
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    17|     7|      6|      6|   9|      3|     50|
#  M2     |      3|     0|     4|      2|      0|   0|      6|     15|
#  Totals |      5|    17|    11|      8|      6|   9|      9|     65|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4148.68 (MB), peak = 4454.85 (MB)
#start 22th optimization iteration ...
#   number of violations = 65
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    13|    11|     10|      5|  11|      3|     55|
#  M2     |      3|     0|     3|      1|      0|   0|      3|     10|
#  Totals |      5|    13|    14|     11|      5|  11|      6|     65|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4148.78 (MB), peak = 4454.85 (MB)
#start 23th optimization iteration ...
#   number of violations = 78
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    15|    10|      8|      7|  11|      4|     58|
#  M2     |      3|     3|     7|      4|      0|   0|      3|     20|
#  Totals |      6|    18|    17|     12|      7|  11|      7|     78|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4155.73 (MB), peak = 4454.85 (MB)
#start 24th optimization iteration ...
#   number of violations = 63
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    10|      9|      4|   9|      3|     51|
#  M2     |      3|     0|     5|      2|      0|   0|      2|     12|
#  Totals |      5|    14|    15|     11|      4|   9|      5|     63|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4155.93 (MB), peak = 4454.85 (MB)
#start 25th optimization iteration ...
#   number of violations = 68
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    13|    12|     11|      4|  11|      4|     58|
#  M2     |      2|     0|     4|      2|      0|   0|      2|     10|
#  Totals |      5|    13|    16|     13|      4|  11|      6|     68|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4153.52 (MB), peak = 4454.85 (MB)
#start 26th optimization iteration ...
#   number of violations = 65
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    16|     8|      7|      4|  12|      5|     55|
#  M2     |      1|     0|     5|      2|      0|   1|      1|     10|
#  Totals |      4|    16|    13|      9|      4|  13|      6|     65|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4152.91 (MB), peak = 4454.85 (MB)
#start 27th optimization iteration ...
#   number of violations = 70
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    15|     9|      8|      4|  12|      5|     56|
#  M2     |      2|     0|     6|      2|      0|   2|      2|     14|
#  Totals |      5|    15|    15|     10|      4|  14|      7|     70|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4150.93 (MB), peak = 4454.85 (MB)
#start 28th optimization iteration ...
#   number of violations = 61
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    15|     9|      8|      4|  10|      3|     52|
#  M2     |      2|     0|     3|      2|      0|   1|      1|      9|
#  Totals |      5|    15|    12|     10|      4|  11|      4|     61|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4148.22 (MB), peak = 4454.85 (MB)
#start 29th optimization iteration ...
#   number of violations = 59
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    10|      9|      3|  10|      3|     51|
#  M2     |      2|     0|     3|      2|      0|   0|      1|      8|
#  Totals |      4|    14|    13|     11|      3|  10|      4|     59|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4147.33 (MB), peak = 4454.85 (MB)
#start 30th optimization iteration ...
#   number of violations = 71
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    11|     10|      5|  10|      5|     58|
#  M2     |      4|     0|     4|      1|      0|   0|      4|     13|
#  Totals |      7|    14|    15|     11|      5|  10|      9|     71|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:09, memory = 4146.80 (MB), peak = 4454.85 (MB)
#Complete Detail Routing.
#Total wire length = 6255 um.
#Total half perimeter of net bounding box = 5029 um.
#Total wire length on LAYER M1 = 151 um.
#Total wire length on LAYER M2 = 1506 um.
#Total wire length on LAYER C1 = 1966 um.
#Total wire length on LAYER C2 = 1612 um.
#Total wire length on LAYER C3 = 1018 um.
#Total wire length on LAYER C4 = 2 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 8957
#Total number of multi-cut vias = 1785 ( 19.9%)
#Total number of single cut vias = 7172 ( 80.1%)
#Up-Via Summary (total 8957):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1234 ( 84.6%)       224 ( 15.4%)       1458
# M2              3087 ( 79.0%)       823 ( 21.0%)       3910
# C1              2049 ( 80.4%)       501 ( 19.6%)       2550
# C2               798 ( 77.1%)       237 ( 22.9%)       1035
# C3                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                 7172 ( 80.1%)      1785 ( 19.9%)       8957 
#
#Total number of DRC violations = 71
#Cpu time = 00:05:07
#Elapsed time = 00:05:06
#Increased memory = 12.35 (MB)
#Total memory = 4146.80 (MB)
#Peak memory = 4454.85 (MB)
#
#start routing for process antenna violation fix ...
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    11|     10|      5|  10|      5|     58|
#  M2     |      4|     0|     4|      1|      0|   0|      4|     13|
#  Totals |      7|    14|    15|     11|      5|  10|      9|     71|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4146.97 (MB), peak = 4454.85 (MB)
#
#Total wire length = 6255 um.
#Total half perimeter of net bounding box = 5029 um.
#Total wire length on LAYER M1 = 151 um.
#Total wire length on LAYER M2 = 1506 um.
#Total wire length on LAYER C1 = 1966 um.
#Total wire length on LAYER C2 = 1612 um.
#Total wire length on LAYER C3 = 1018 um.
#Total wire length on LAYER C4 = 2 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 8957
#Total number of multi-cut vias = 1785 ( 19.9%)
#Total number of single cut vias = 7172 ( 80.1%)
#Up-Via Summary (total 8957):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1234 ( 84.6%)       224 ( 15.4%)       1458
# M2              3087 ( 79.0%)       823 ( 21.0%)       3910
# C1              2049 ( 80.4%)       501 ( 19.6%)       2550
# C2               798 ( 77.1%)       237 ( 22.9%)       1035
# C3                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                 7172 ( 80.1%)      1785 ( 19.9%)       8957 
#
#Total number of DRC violations = 71
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 6255 um.
#Total half perimeter of net bounding box = 5029 um.
#Total wire length on LAYER M1 = 151 um.
#Total wire length on LAYER M2 = 1506 um.
#Total wire length on LAYER C1 = 1966 um.
#Total wire length on LAYER C2 = 1612 um.
#Total wire length on LAYER C3 = 1018 um.
#Total wire length on LAYER C4 = 2 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 8957
#Total number of multi-cut vias = 1785 ( 19.9%)
#Total number of single cut vias = 7172 ( 80.1%)
#Up-Via Summary (total 8957):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1234 ( 84.6%)       224 ( 15.4%)       1458
# M2              3087 ( 79.0%)       823 ( 21.0%)       3910
# C1              2049 ( 80.4%)       501 ( 19.6%)       2550
# C2               798 ( 77.1%)       237 ( 22.9%)       1035
# C3                 4 (100.0%)         0 (  0.0%)          4
#-----------------------------------------------------------
#                 7172 ( 80.1%)      1785 ( 19.9%)       8957 
#
#Total number of DRC violations = 71
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route via swapping...
#17.36% of area are rerouted by ECO routing.
#   number of violations = 66
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    11|     10|      4|   9|      4|     55|
#  M2     |      3|     0|     4|      1|      0|   0|      3|     11|
#  Totals |      6|    14|    15|     11|      4|   9|      7|     66|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4150.48 (MB), peak = 4454.85 (MB)
#CELL_VIEW TOP,init has 66 DRC violations
#Total number of DRC violations = 66
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route via swapping is done.
#Total wire length = 6255 um.
#Total half perimeter of net bounding box = 5029 um.
#Total wire length on LAYER M1 = 151 um.
#Total wire length on LAYER M2 = 1506 um.
#Total wire length on LAYER C1 = 1966 um.
#Total wire length on LAYER C2 = 1612 um.
#Total wire length on LAYER C3 = 1018 um.
#Total wire length on LAYER C4 = 2 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 8957
#Total number of multi-cut vias = 7106 ( 79.3%)
#Total number of single cut vias = 1851 ( 20.7%)
#Up-Via Summary (total 8957):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               737 ( 50.5%)       721 ( 49.5%)       1458
# M2               825 ( 21.1%)      3085 ( 78.9%)       3910
# C1               252 (  9.9%)      2298 ( 90.1%)       2550
# C2                37 (  3.6%)       998 ( 96.4%)       1035
# C3                 0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                 1851 ( 20.7%)      7106 ( 79.3%)       8957 
#
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 66
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    11|     10|      4|   9|      4|     55|
#  M2     |      3|     0|     4|      1|      0|   0|      3|     11|
#  Totals |      6|    14|    15|     11|      4|   9|      7|     66|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4155.43 (MB), peak = 4454.85 (MB)
#CELL_VIEW TOP,init has 66 DRC violations
#Total number of DRC violations = 66
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May 28 17:14:00 2025
#
#
#Start Post Route Wire Spread.
#Done with 152 horizontal wires in 5 hboxes and 108 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 6295 um.
#Total half perimeter of net bounding box = 5029 um.
#Total wire length on LAYER M1 = 151 um.
#Total wire length on LAYER M2 = 1512 um.
#Total wire length on LAYER C1 = 1971 um.
#Total wire length on LAYER C2 = 1629 um.
#Total wire length on LAYER C3 = 1030 um.
#Total wire length on LAYER C4 = 2 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 8957
#Total number of multi-cut vias = 7106 ( 79.3%)
#Total number of single cut vias = 1851 ( 20.7%)
#Up-Via Summary (total 8957):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               737 ( 50.5%)       721 ( 49.5%)       1458
# M2               825 ( 21.1%)      3085 ( 78.9%)       3910
# C1               252 (  9.9%)      2298 ( 90.1%)       2550
# C2                37 (  3.6%)       998 ( 96.4%)       1035
# C3                 0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                 1851 ( 20.7%)      7106 ( 79.3%)       8957 
#
#
#Start DRC checking..
#   number of violations = 66
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    11|     10|      4|   9|      4|     55|
#  M2     |      3|     0|     4|      1|      0|   0|      3|     11|
#  Totals |      6|    14|    15|     11|      4|   9|      7|     66|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4153.99 (MB), peak = 4454.85 (MB)
#CELL_VIEW TOP,init has 66 DRC violations
#Total number of DRC violations = 66
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#   number of violations = 66
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    11|     10|      4|   9|      4|     55|
#  M2     |      3|     0|     4|      1|      0|   0|      3|     11|
#  Totals |      6|    14|    15|     11|      4|   9|      7|     66|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4151.12 (MB), peak = 4454.85 (MB)
#CELL_VIEW TOP,init has 66 DRC violations
#Total number of DRC violations = 66
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 6295 um.
#Total half perimeter of net bounding box = 5029 um.
#Total wire length on LAYER M1 = 151 um.
#Total wire length on LAYER M2 = 1512 um.
#Total wire length on LAYER C1 = 1971 um.
#Total wire length on LAYER C2 = 1629 um.
#Total wire length on LAYER C3 = 1030 um.
#Total wire length on LAYER C4 = 2 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 8957
#Total number of multi-cut vias = 7106 ( 79.3%)
#Total number of single cut vias = 1851 ( 20.7%)
#Up-Via Summary (total 8957):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               737 ( 50.5%)       721 ( 49.5%)       1458
# M2               825 ( 21.1%)      3085 ( 78.9%)       3910
# C1               252 (  9.9%)      2298 ( 90.1%)       2550
# C2                37 (  3.6%)       998 ( 96.4%)       1035
# C3                 0 (  0.0%)         4 (100.0%)          4
#-----------------------------------------------------------
#                 1851 ( 20.7%)      7106 ( 79.3%)       8957 
#
#detailRoute Statistics:
#Cpu time = 00:05:16
#Elapsed time = 00:05:15
#Increased memory = 8.94 (MB)
#Total memory = 4143.39 (MB)
#Peak memory = 4454.85 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:09
#Elapsed time = 00:06:23
#Increased memory = 71.59 (MB)
#Total memory = 4123.64 (MB)
#Peak memory = 4454.85 (MB)
#Number of warnings = 45
#Total number of warnings = 168
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 28 17:14:02 2025
#
% End globalDetailRoute (date=05/28 17:14:02, total cpu=0:06:09, real=0:06:23, peak res=4454.8M, current mem=4121.0M)
#Default setup view is reset to view_slow_mission.
#Default setup view is reset to view_slow_mission.
AAE_INFO: Post Route call back at the end of routeDesign
#routeDesign: cpu time = 00:07:11, elapsed time = 00:07:25, memory = 4103.08 (MB), peak = 4454.85 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  routeDesign               | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:50|     00:01:04|         0.8|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:57|     00:00:57|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:03|     00:00:03|         1.0|
#  Global Routing            | 00:00:01|     00:00:01|         1.0|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:05:09|     00:05:08|         1.0|
#  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
#  Post Route Via Swapping   | 00:00:05|     00:00:05|         1.0|
#  Post Route Wire Spreading | 00:00:03|     00:00:03|         1.0|
#  Entire Command            | 00:07:11|     00:07:25|         1.0|
#----------------------------+---------+-------------+------------+
#

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPESI-2017          2  There is no coupling capacitance found i...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-1303            1  The congestion map does not match the GC...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
WARNING   NRIF-95             55  Option setNanoRouteMode -routeTopRouting...
WARNING   TCLCMD-1403          1  '%s'                                     
*** Message Summary: 111 warning(s), 0 error(s)

#% End routeDesign (date=05/28 17:14:03, total cpu=0:07:11, real=0:07:26, peak res=4454.8M, current mem=4103.1M)
<CMD> setAnalysisMode -analysisType onChipVariation -cppr both
<CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
<CMD> optDesign -postRoute -setup -hold -drv
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4103.1M, totSessionCpu=0:38:12 **
*** optDesign #1 [begin] () : totSession cpu/real = 0:38:12.4/0:42:13.8 (0.9), mem = 4195.3M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:38:12.4/0:42:13.8 (0.9), mem = 4195.3M
**INFO: User settings:
setNanoRouteMode -route_detail_end_iteration                                              30
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupling_c_th                                                           3
setExtractRCMode -engine                                                                  preRoute
setExtractRCMode -relative_c_th                                                           0.03
setExtractRCMode -total_c_th                                                              5
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################

Starting Levelizing
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT)
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 10%
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 20%
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 30%
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 40%
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 50%
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 60%
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 70%
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 80%
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 90%

Finished Levelizing
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT)

Starting Activity Propagation
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT)
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 10%
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT): 20%

Finished Activity Propagation
2025-May-28 17:14:05 (2025-May-28 21:14:05 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:43, real = 0:07:42, mem = 4160.7M, totSessionCpu=0:45:56 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=4111.2M, init mem=4111.2M)
*info: Placed = 1443          
*info: Unplaced = 0           
Placement Density:11.71%(1298/11082)
Placement Density (including fixed std cells):11.71%(1298/11082)
Finished checkPlace (total: cpu=0:00:00.2, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=4111.2M)
#optDebug: { P: 22 W: 6195 FE: standard PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05
**INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.

*** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:07:43.8/0:07:43.0 (1.0), totSession cpu/real = 0:45:56.3/0:49:56.7 (0.9), mem = 4111.2M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 1124

Instance distribution across the VT partitions:

 LVT : inst = 975 (86.7%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 975 (86.7%)

 HVT : inst = 149 (13.3%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 149 (13.3%)

Reporting took 0 sec
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_9_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_8_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_7_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_6_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_5_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_4_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_3_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_2_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_1_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_RC_0_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:21:46 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4160.81 (MB), peak = 4454.85 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:21:46 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4169.53 (MB), peak = 4454.85 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 4209.60 (MB), peak = 4454.85 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4209.60 (MB)
#Peak memory = 4454.85 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 1145 nets were built. 2 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:01, elapsed time = 00:00:01 .
#   Increased memory =    13.67 (MB), total memory =  4223.29 (MB), peak memory =  4454.85 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4214.94 (MB), peak = 4454.85 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 5999 Res, 2880 Ground Cap, 77 XCap (Edge to Edge)
#RC V/H edge ratio: 0.11, Avg V/H Edge Length: 481.87 (2317), Avg L-Edge Length: 2574.98 (3389)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 7161 nodes, 6016 edges, and 156 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4210.75 (MB), peak = 4454.85 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4151.191M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_Qo8IBO.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 4151.195M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:05
#Elapsed time = 00:00:06
#Increased memory = 41.95 (MB)
#Total memory = 4211.48 (MB)
#Peak memory = 4454.85 (MB)
#
#2 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(37369952)
#Finish Net Signature in MT(60994800)
#Finish SNet Signature in MT (113186009)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  4200.83 (MB), peak memory =  4454.85 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.01 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -1.30 (MB), total memory =  4200.82 (MB), peak memory =  4454.85 (MB)
Reading RCDB with compressed RC data.
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=4173.81 CPU=0:00:00.0 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
*** BuildHoldData #1 [begin] (optDesign #1) : totSession cpu/real = 0:46:02.9/0:50:04.8 (0.9), mem = 4173.8M
AAE_INFO: switching setDelayCal -siAware from true to false ...
AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=4238.24)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1145
End delay calculation. (MEM=4324.61 CPU=0:00:00.3 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3620.78 CPU=0:00:02.4 REAL=0:00:05.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:06.0 totSessionCpu=0:46:07 mem=4255.8M)
Done building cte hold timing graph (HoldAware) cpu=0:00:03.8 real=0:00:06.0 totSessionCpu=0:46:07 mem=4255.8M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching setDelayCal -siAware from false to true ...
AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3635.57)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Total number of fetched objects 1145
AAE_INFO-618: Total number of nets in the design is 1147,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3657.46 CPU=0:00:00.4 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3657.46 CPU=0:00:00.6 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4266.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4266.8M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3653.94)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 1145. 
Total number of fetched objects 1145
AAE_INFO-618: Total number of nets in the design is 1147,  0.1 percent of the nets selected for SI analysis
End delay calculation. (MEM=3655.16 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3655.16 CPU=0:00:00.1 REAL=0:00:00.0)
**WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
Type 'man IMPOPT-7077' for more detail.
*** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:08.0 totSessionCpu=0:46:13 mem=4267.1M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.704  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (optDesign #1) : cpu/real = 0:00:10.7/0:00:15.4 (0.7), totSession cpu/real = 0:46:13.6/0:50:20.2 (0.9), mem = 4296.1M
**optDesign ... cpu = 0:08:01, real = 0:08:06, mem = 4217.7M, totSessionCpu=0:46:14 **
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
*** ClockDrv #1 [begin] (optDesign #1) : totSession cpu/real = 0:46:14.1/0:50:20.9 (0.9), mem = 4217.1M
Running CCOpt-PRO on entire clock network
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1146 (unrouted=2, trialRouted=0, noStatus=0, routed=1144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel medium                        # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.3 real=0:00:00.3)
Max route layer is changed from 127 to 11 because there is no routing track above this layer
[PSP]    Load db... (mem=4.0M)
[PSP]    Read data from FE... (mem=4.0M)
[PSP]    Read rows... (mem=4.0M)
[PSP]    Done Read rows (cpu=0.000s, mem=4.0M)

[PSP]    Done Read data from FE (cpu=0.000s, mem=4.0M)

[PSP]    Done Load db (cpu=0.000s, mem=4.0M)

[PSP]    Constructing placeable region... (mem=4.0M)
[PSP]    Compute region effective width... (mem=4.0M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=4.0M)

[PSP]    Done Constructing placeable region (cpu=0.000s, mem=4.0M)

  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        adjacent_rows_legal: true (default: false)
        cell_density is set for at least one object
        cell_halo_rows: 0 (default: 1)
        cell_halo_sites: 0 (default: 4)
        primary_delay_corner: dc_slow (default: )
        route_type is set for at least one object
        source_max_capacitance is set for at least one object
        target_insertion_delay is set for at least one object
        target_max_trans_sdc is set for at least one object
        target_skew is set for at least one object
      Private non-default CCOpt properties:
        allow_non_fterm_identical_swaps: 0 (default: true)
        clock_nets_detailed_routed: 1 (default: false)
        cloning_copy_activity: 1 (default: false)
        force_design_routing_status: 1 (default: auto)
        last_virtual_delay_scaling_factor is set for at least one object
        pro_enable_post_commit_delay_update: 1 (default: false)
        use_accurate_downstream_capacitance_in_optimization: 1 (default: false)
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain auto-default and half-corner dc_slow:setup.late removed 21 of 39 cells
    Original list had 39 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_3 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 
    New trimmed list has 18 cells:
    UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1 
    Library trimming inverters in power domain auto-default and half-corner dc_slow:setup.late removed 1 of 18 cells
    Original list had 18 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
    New trimmed list has 17 cells:
    UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 
**WARN: (IMPCCOPT-2431):	Found 225 pin(s) with annotated transitions for the delay corner 'dc_slow' that are connected to non-ideal or non-dont_touch nets. These pins will be excluded from transition time design rule violation checking in this delay corner.
Type 'man IMPCCOPT-2431' for more detail.
    Clock tree balancer configuration for clock_tree clk:
    Non-default CCOpt properties:
      Public non-default CCOpt properties:
        cell_density: 1 (default: 0.75)
        route_type (leaf): default_route_type_leaf (default: default)
        route_type (top): default_route_type_nonleaf (default: default)
        route_type (trunk): default_route_type_nonleaf (default: default)
        source_max_capacitance: 0.005 (default: auto)
      No private non-default CCOpt properties
    For power domain auto-default:
      Buffers:     UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12 UDB116SVT24_BUF_10 UDB116SVT24_BUF_9 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_4 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1
      Inverters:   UDB116SVT24_INV_32 UDB116SVT24_INV_24 UDB116SVT24_INV_20 UDB116SVT24_INV_18 UDB116SVT24_INV_16 UDB116SVT24_INV_15 UDB116SVT24_INV_12 UDB116SVT24_INV_10 UDB116SVT24_INV_9 UDB116SVT24_INV_8 UDB116SVT24_INV_6 UDB116SVT24_INV_5 UDB116SVT24_INV_4 UDB116SVT24_INV_3 UDB116SVT24_INV_2 UDB116SVT24_INV_1 UDB116SVT24_INV_0P75
      Clock gates: UDB116SVT24_CKGTPLT_V7_24 UDB116SVT24_CKGTPLT_V7_16 UDB116SVT24_CKGTPLT_V5_16 UDB116SVT24_CKGTPLT_V5_13 UDB116SVT24_CKGTPLT_V7_12 UDB116SVT24_CKGTPLT_V5_12 UDB116SVT24_CKGTPLT_V5_11 UDB116SVT24_CKGTPLT_V5_9 UDB116SVT24_CKGTPLT_V7_8 UDB116SVT24_CKGTPLT_V5_8 UDB116SVT24_CKGTPLT_V8_8 UDB116SVT24_CKGTPLT_V5_7 UDB116SVT24_CKGTPLT_V7_6 UDB116SVT24_CKGTPLT_V5_6 UDB116SVT24_CKGTPLT_V5_5 UDB116SVT24_CKGTPLT_V7_4 UDB116SVT24_CKGTPLT_V5_4 UDB116SVT24_CKGTPLT_V8_4 UDB116SVT24_CKGTPLT_V5_3P5 UDB116SVT24_CKGTPLT_V7_3 UDB116SVT24_CKGTPLT_V5_3 UDB116SVT24_CKGTPLT_V5_2P5 UDB116SVT24_CKGTPLT_V5_2 UDB116SVT24_CKGTPLT_V7_2 UDB116SVT24_CKGTPLT_V8_2 UDB116SVT24_CKGTPLT_V5_1P75 UDB116SVT24_CKGTPLT_V5_1P5 UDB116SVT24_CKGTPLT_V7_1 UDB116SVT24_CKGTPLT_V5_1 UDB116SVT24_CKGTPLT_V8_1 UDB116SVT24_CKGTPLT_V5_0P75
      Unblocked area available for placement of any clock cells in power_domain auto-default: 11082.770um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Mask Constraint: 0; Source: route_type.
    Trunk Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    Leaf Routing info:
      Route-type name: default_route_type_leaf; Top/bottom preferred layer name: C2/C1; 
      Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
    For timing_corner dc_slow:setup, late and power domain auto-default:
      Slew time target (leaf):    0.060ns
      Slew time target (trunk):   0.060ns
      Slew time target (top):     0.060ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.030ns
      Buffer max distance: 247.294um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:UDB116SVT24_BUF_16P5, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=231.428um, saturatedSlew=0.050ns, speed=4467.722um per ns, cellArea=7.308um^2 per 1000um}
      Inverter  : {lib_cell:UDB116SVT24_INV_20, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=158.394um, saturatedSlew=0.038ns, speed=5117.738um per ns, cellArea=8.305um^2 per 1000um}
      Clock gate: {lib_cell:UDB116SVT24_CKGTPLT_V7_24, fastest_considered_half_corner=dc_slow:setup.late, optimalDrivingDistance=219.750um, saturatedSlew=0.051ns, speed=3555.825um per ns, cellArea=18.243um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/mode_mission:
     Created from constraint modes: {[mode_mission]}
      Sources:                     pin clk
      Total number of sinks:       224
      Delay constrained sinks:     224
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner dc_slow:setup.late:
      Skew target:                 0.030ns
    Primary reporting skew groups are:
    skew_group clk/mode_mission with 224 clock sinks
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Cap constraints are active in the following delay corners:
    
    dc_slow:setup.late
    
    Transition constraint summary:
    
    ------------------------------------------------------------------------------------------
    Delay corner                    Target (ns)    Num pins    Target source     Clock tree(s)
    ------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)         -            -              -                 -
                 -                     0.060         226       auto extracted    all
    ------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ----------------------------------------------------------------------------------------------------------
    Delay corner                    Limit (pF)    Num nets    Target source                      Clock tree(s)
    ----------------------------------------------------------------------------------------------------------
    dc_slow:setup.late (primary)        -            -                       -                         -
                 -                    0.005          1        source_max_capacitance_property    all
    ----------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      0
        101          1000                      1
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ---------------------
    Net name    Fanout ()
    ---------------------
    clk            224
    ---------------------
    
    
    No dont_touch hnets found in the clock tree
    No dont_touch hpins found in the clock network.
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:05.8 real=0:00:05.8)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
      misc counts      : r=1, pp=0, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
      sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
      wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.030]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for dc_slow:setup.late...
  Clock tree timing engine global stage delay update for dc_slow:setup.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=224, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=224
    misc counts      : r=1, pp=0, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.000pF
    sink capacitance : total=0.000pF, avg=0.000pF, sd=0.000pF, min=0.000pF, max=0.000pF
    wire capacitance : top=0.000pF, trunk=0.000pF, leaf=0.000pF, total=0.000pF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[124]} avg=124 sd=0 sum=124
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.060ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.036ns, 0 <= 0.048ns, 0 <= 0.054ns, 0 <= 0.057ns, 0 <= 0.060ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk/mode_mission: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.030], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
  Non-clock:  1146 (unrouted=2, trialRouted=0, noStatus=0, routed=1144, fixed=0, [crossesIlmBoundary=0, tooFewTerms=2, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:06.2 real=0:00:06.2)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
*** ClockDrv #1 [finish] (optDesign #1) : cpu/real = 0:00:06.2/0:00:06.2 (1.0), totSession cpu/real = 0:46:20.3/0:50:27.1 (0.9), mem = 4217.5M
skipped the cell partition in DRV
Leakage Power Opt: re-selecting buf/inv list 
#InfoCS: Num dontuse cells 196, Num usable cells 1176
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 196, Num usable cells 1176
**INFO: Start fixing DRV (Mem = 4212.54M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
*** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:46:20.6/0:50:27.4 (0.9), mem = 4212.5M
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.0051221, 0.00196944, 0.0581163, 0.0652078
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    49.16|     0.00|       0|       0|       0| 11.72%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|   101|   101|     0|     0|     0|     0|    49.16|     0.00|       0|       0|       0| 11.72%| 0:00:00.0|  4399.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4399.7M) ***

(I,S,L,T): view_slow_mission: 0.0051221, 0.00196944, 0.0581163, 0.0652078
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:07.1/0:00:07.0 (1.0), totSession cpu/real = 0:46:27.7/0:50:34.4 (0.9), mem = 4305.7M
drv optimizer changes nothing and skips refinePlace
End: GigaOpt DRV Optimization
**optDesign ... cpu = 0:08:15, real = 0:08:20, mem = 4325.3M, totSessionCpu=0:46:28 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:07, Mem = 4305.74M).
Leakage Power Opt: resetting the buf/inv selection

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     SI Timing Summary (cpu=0.12min real=0.13min mem=4305.7M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.704  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:08:16, real = 0:08:21, mem = 4324.9M, totSessionCpu=0:46:28 **
** INFO: Initializing Glitch Interface
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0ns)
**INFO: flowCheckPoint #3 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 565
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 565
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:46:31 mem=4364.1M ***
*** BuildHoldData #2 [begin] (optDesign #1) : totSession cpu/real = 0:46:31.2/0:50:37.9 (0.9), mem = 4364.1M
Saving timing graph ...
Done save timing graph
Latch borrow mode reset to max_borrow
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3796.97)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 1145
AAE_INFO-618: Total number of nets in the design is 1147,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3807.31 CPU=0:00:00.4 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3807.31 CPU=0:00:00.5 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4323.9M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4323.9M)

Executing IPO callback for view pruning ..

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3767.05)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 1145. 
Total number of fetched objects 1145
AAE_INFO-618: Total number of nets in the design is 1147,  19.9 percent of the nets selected for SI analysis
End delay calculation. (MEM=3767.55 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3767.55 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:06.0 totSessionCpu=0:46:36 mem=4318.7M)
Done building cte hold timing graph (fixHold) cpu=0:00:04.4 real=0:00:07.0 totSessionCpu=0:46:36 mem=4318.7M ***
Done building hold timer [4428 node(s), 6653 edge(s), 1 view(s)] (fixHold) cpu=0:00:04.6 real=0:00:07.0 totSessionCpu=0:46:36 mem=4353.8M ***
OPTC: m4 20.0 50.0
OPTC: view 50.0
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:05.8 real=0:00:08.0 totSessionCpu=0:46:37 mem=4357.3M ***
OPTC: m4 50.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

Starting Levelizing
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT)
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 10%
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 20%
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 30%
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 40%
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 50%
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 60%
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 70%
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 80%
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 90%

Finished Levelizing
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT)

Starting Activity Propagation
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT)
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 10%
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT): 20%

Finished Activity Propagation
2025-May-28 17:22:36 (2025-May-28 21:22:36 GMT)

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.704  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.086  | -0.069  | -0.086  |
|           TNS (ns):| -10.731 | -10.398 | -0.503  |
|    Violating Paths:|   227   |   221   |   19    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 4.653%
       (11.718% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:08:28, real = 0:08:36, mem = 4370.5M, totSessionCpu=0:46:40 **
*** BuildHoldData #2 [finish] (optDesign #1) : cpu/real = 0:00:09.2/0:00:11.9 (0.8), totSession cpu/real = 0:46:40.4/0:50:49.9 (0.9), mem = 4335.5M
*** HoldOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:46:40.4/0:50:49.9 (0.9), mem = 4335.5M
(I,S,L,T): view_slow_mission: 0.0051221, 0.00196944, 0.0581163, 0.0652078
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 1 thread.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Do not create the CCOpt slew target map as it already exists.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:10.1 real=0:00:13.0 totSessionCpu=0:46:41 mem=4393.6M density=11.718% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.086|   -10.73|     227|          0|       0(     0)|   11.72%|   0:00:00.0|  4419.7M|
|   1|  -0.086|   -10.73|     227|          0|       0(     0)|   11.72%|   0:00:00.0|  4419.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.086|   -10.73|     227|          0|       0(     0)|   11.72%|   0:00:00.0|  4419.7M|
|   1|  -0.077|    -8.25|     226|        266|       0(     0)|   12.32%|   0:00:03.0|  4451.8M|
|   2|  -0.077|    -5.90|     221|        255|       0(     0)|   12.91%|   0:00:02.0|  4451.8M|
|   3|  -0.066|    -3.83|     197|        248|       2(     0)|   13.49%|   0:00:03.0|  4451.8M|
|   4|  -0.055|    -2.02|     153|        265|       1(     0)|   14.09%|   0:00:02.0|  4451.8M|
|   5|  -0.055|    -0.78|      87|        252|       0(     0)|   14.71%|   0:00:02.0|  4451.8M|
|   6|  -0.043|    -0.40|      41|        220|       3(     0)|   15.21%|   0:00:03.0|  4459.8M|
|   7|  -0.041|    -0.26|      23|        195|       2(     0)|   15.67%|   0:00:02.0|  4459.8M|
|   8|  -0.040|    -0.18|      15|        180|      12(     0)|   16.12%|   0:00:03.0|  4459.8M|
|   9|  -0.040|    -0.15|      10|        138|       6(     0)|   16.43%|   0:00:03.0|  4459.8M|
|  10|  -0.040|    -0.14|       8|         95|       7(     0)|   16.70%|   0:00:02.0|  4459.8M|
|  11|  -0.040|    -0.14|       8|         45|      11(     0)|   16.80%|   0:00:01.0|  4459.8M|
|  12|  -0.040|    -0.14|       8|         27|       3(     0)|   16.86%|   0:00:01.0|  4459.8M|
|  13|  -0.040|    -0.14|       8|         12|       2(     0)|   16.89%|   0:00:00.0|  4459.8M|
|  14|  -0.040|    -0.14|       8|          9|       1(     0)|   16.91%|   0:00:00.0|  4459.8M|
|  15|  -0.040|    -0.14|       8|          2|       1(     0)|   16.91%|   0:00:00.0|  4459.8M|
|  16|  -0.040|    -0.14|       8|          1|       0(     0)|   16.91%|   0:00:00.0|  4459.8M|
|  17|  -0.040|    -0.14|       8|          0|       0(     0)|   16.91%|   0:00:00.0|  4459.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 2210 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 51 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)

Phase II ......
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.040|    -0.14|       8|          0|       0(     0)|   16.91%|   0:00:00.0|  4459.8M|
|   1|  -0.040|    -0.14|       8|          1|       7(     0)|   16.93%|   0:00:02.0|  4459.8M|
|   2|  -0.040|    -0.14|       8|          4|       1(     0)|   16.94%|   0:00:00.0|  4459.8M|
|   3|  -0.040|    -0.14|       8|          1|       2(     0)|   16.94%|   0:00:00.0|  4459.8M|
|   4|  -0.040|    -0.14|       8|          1|       0(     0)|   16.94%|   0:00:00.0|  4459.8M|
|   5|  -0.040|    -0.14|       8|          0|       1(     0)|   16.94%|   0:00:00.0|  4459.8M|
|   6|  -0.040|    -0.14|       8|          1|       0(     0)|   16.94%|   0:00:00.0|  4459.8M|
|   7|  -0.040|    -0.14|       8|          0|       0(     0)|   16.94%|   0:00:00.0|  4459.8M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 8 cells added for Phase II
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 11 instances resized for Phase II
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining hold violations
=======================================================================
*info: Total 448 net(s) have violated hold timing slacks.

Buffering failure reasons
------------------------------------------------
*info:   442 net(s): Could not be fixed because of no legal loc.
*info:     6 net(s): Could not be fixed because of violation sensitive region.

Resizing failure reasons
------------------------------------------------
*info:   212 net(s): Could not be fixed because of no legal loc.
*info:    26 net(s): Could not be fixed because of hold slack degradation.
*info:    72 net(s): Could not be fixed because of no valid cell for resizing.
*info:    19 net(s): Could not be fixed because all the cells are filtered.


*** Finished Core Fixing (fixHold) cpu=0:00:40.9 real=0:00:43.0 totSessionCpu=0:47:12 mem=4459.8M density=16.945% ***

*info:
*info: Added a total of 2218 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           15 cells of type 'UDB116SVT24_BUF_12' used
*info:            2 cells of type 'UDB116SVT24_BUF_1P5' used
*info:            5 cells of type 'UDB116SVT24_BUF_1P75' used
*info:          167 cells of type 'UDB116SVT24_BUF_2' used
*info:           37 cells of type 'UDB116SVT24_BUF_3' used
*info:            5 cells of type 'UDB116SVT24_BUF_6P5' used
*info:         1984 cells of type 'UDB116SVT24_BUF_L_1' used
*info:            2 cells of type 'UDB116SVT24_BUF_S_20' used
*info:            1 cell  of type 'UDB116SVT24_BUF_S_24' used
*info:
*info: Total 62 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:40.9 real=0:00:43.0 totSessionCpu=0:47:12 mem=4459.8M density=16.945%) ***
(I,S,L,T): view_slow_mission: 0.00708481, 0.00316331, 0.137791, 0.148039
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 2219 insts, 0 nets marked don't touch
**INFO: total 2219 insts, 0 nets marked don't touch DB property
**INFO: total 2219 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:32.0/0:00:31.9 (1.0), totSession cpu/real = 0:47:12.4/0:51:21.8 (0.9), mem = 4327.8M
**INFO: Skipping refine place as no non-legal commits were detected

**INFO: flowCheckPoint #4 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:09:00, real = 0:09:08, mem = 4343.6M, totSessionCpu=0:47:13 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:03, mem=4328.95M, totSessionCpu=0:47:15).
**optDesign ... cpu = 0:09:03, real = 0:09:11, mem = 4348.0M, totSessionCpu=0:47:15 **

** INFO: Initializing Glitch Interface
Skipping pre eco harden opt
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (0:47:16 mem=4387.1M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 4355.1MB
Summary Report:
Instances move: 0 (out of 3342 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 319 movable physical-only)
Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 4355.1MB
*** Finished refinePlace (0:47:16 mem=4355.1M) ***
Default Rule : ""
Non Default Rules :
Worst Slack : 49.373 ns

Start Layer Assignment ...
WNS(49.373ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3365.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(3363) IPOed(2690) PreferLayer(0) -> MediumEffort(0)

Default Rule : ""
Non Default Rules :
Worst Slack : 49.163 ns

Start Layer Assignment ...
WNS(49.163ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)

Select 0 cadidates out of 3365.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.163  | 49.374  | 49.163  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:09:05, real = 0:09:12, mem = 4347.2M, totSessionCpu=0:47:17 **
**INFO: flowCheckPoint #5 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 2690
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 2690
*** EcoRoute #1 [begin] (optDesign #1) : totSession cpu/real = 0:47:17.3/0:51:26.7 (0.9), mem = 4313.3M

globalDetailRoute

#Start globalDetailRoute on Wed May 28 17:23:16 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:23:16 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 2219/0 dirty instances, 2334/687 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(2219 insts marked dirty, reset pre-exisiting dirty flag on 2219 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4351.77 (MB), peak = 4454.85 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4373.37 (MB), peak = 4454.85 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#666 out of 3662(18.19%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#58 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.27 (MB)
#Total memory = 4374.64 (MB)
#Peak memory = 4578.55 (MB)
#start initial via pillar insertion iteration ...
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1850_PKT_LD/X doesn't have enough resource.
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1191_sh_sync_inst_interval_sum_9/X doesn't have enough resource.
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4393.99 (MB), peak = 4578.55 (MB)
#start 1st via pillar insertion iteration ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4394.00 (MB), peak = 4578.55 (MB)
#
#    Via Pillar Insert Failed Statistics
#
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|  No Resource on Pin Access Layer |       2 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|                           Others |       1 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#
#Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      3 =     0%
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3363.
#Total number of nets in the design = 3365.
#2693 routable nets do not have any wires.
#670 routable nets have routed wires.
#2693 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:23:23 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4376.30 (MB), peak = 4578.55 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed May 28 17:23:23 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -17.98 (MB)
#Total memory = 4376.30 (MB)
#Peak memory = 4578.55 (MB)
#
#
#Start global routing on Wed May 28 17:23:23 2025
#
#
#Start global routing initialization on Wed May 28 17:23:23 2025
#
#Number of eco nets is 802
#
#Start global routing data preparation on Wed May 28 17:23:23 2025
#
#Start routing resource analysis on Wed May 28 17:23:23 2025
#
#Routing resource analysis is done on Wed May 28 17:23:23 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          31         951        7056    96.43%
#  M2             H        1121         288        7056     7.72%
#  C1             V        1183          82        7056     1.35%
#  C2             H        1215          37        7056     0.00%
#  C3             V        1252          13        7056     0.00%
#  C4             H        1251           1        7056     0.00%
#  C5             V        1265           0        7056     0.00%
#  JA             H         124           0        7056     1.19%
#  QA             V          47           0        7056    44.05%
#  QB             H          47           0        7056    44.05%
#  LB             V          31           0        7056    63.10%
#  --------------------------------------------------------------
#  Total                   7569      11.61%       77616    23.44%
#
#
#
#
#Global routing data preparation is done on Wed May 28 17:23:23 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4377.56 (MB), peak = 4578.55 (MB)
#
#
#Global routing initialization is done on Wed May 28 17:23:23 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4377.56 (MB), peak = 4578.55 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4388.37 (MB), peak = 4578.55 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4388.51 (MB), peak = 4578.55 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3363.
#Total number of nets in the design = 3365.
#
#3363 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2693  
#-----------------------------
#        Total            2693  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3363  
#-----------------------------
#        Total            3363  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#  M1            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  M2          168(2.47%)     39(0.57%)      4(0.06%)   (3.10%)
#  C1          102(1.45%)     27(0.38%)      4(0.06%)   (1.89%)
#  C2            2(0.03%)      0(0.00%)      0(0.00%)   (0.03%)
#  C3            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total    272(0.45%)     66(0.11%)      8(0.01%)   (0.58%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#  Overflow after GR: 0.35% H + 0.22% V
#
#Complete Global Routing.
#Total wire length = 11346 um.
#Total half perimeter of net bounding box = 10799 um.
#Total wire length on LAYER M1 = 142 um.
#Total wire length on LAYER M2 = 2289 um.
#Total wire length on LAYER C1 = 2877 um.
#Total wire length on LAYER C2 = 3888 um.
#Total wire length on LAYER C3 = 1973 um.
#Total wire length on LAYER C4 = 176 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 14979
#Total number of multi-cut vias = 6602 ( 44.1%)
#Total number of single cut vias = 8377 ( 55.9%)
#Up-Via Summary (total 14979):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               850 ( 55.7%)       675 ( 44.3%)       1525
# M2              4204 ( 60.1%)      2794 ( 39.9%)       6998
# C1              2414 ( 52.7%)      2165 ( 47.3%)       4579
# C2               850 ( 46.9%)       964 ( 53.1%)       1814
# C3                59 ( 93.7%)         4 (  6.3%)         63
#-----------------------------------------------------------
#                 8377 ( 55.9%)      6602 ( 44.1%)      14979 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 3 tracks.
#Total overcon = 0.58%.
#Worst layer Gcell overcon rate = 0.03%.
#
#Global routing statistics:
#Cpu time = 00:00:01
#Elapsed time = 00:00:01
#Increased memory = 12.21 (MB)
#Total memory = 4388.51 (MB)
#Peak memory = 4578.55 (MB)
#
#Finished global routing on Wed May 28 17:23:24 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4387.25 (MB), peak = 4578.55 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1775 horizontal wires in 3 hboxes and 1146 vertical wires in 3 hboxes.
#Done with 394 horizontal wires in 3 hboxes and 287 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total wire length = 11121 um.
#Total half perimeter of net bounding box = 10799 um.
#Total wire length on LAYER M1 = 142 um.
#Total wire length on LAYER M2 = 2248 um.
#Total wire length on LAYER C1 = 2813 um.
#Total wire length on LAYER C2 = 3827 um.
#Total wire length on LAYER C3 = 1914 um.
#Total wire length on LAYER C4 = 176 um.
#Total wire length on LAYER C5 = 0 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 14979
#Total number of multi-cut vias = 6602 ( 44.1%)
#Total number of single cut vias = 8377 ( 55.9%)
#Up-Via Summary (total 14979):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1               850 ( 55.7%)       675 ( 44.3%)       1525
# M2              4204 ( 60.1%)      2794 ( 39.9%)       6998
# C1              2414 ( 52.7%)      2165 ( 47.3%)       4579
# C2               850 ( 46.9%)       964 ( 53.1%)       1814
# C3                59 ( 93.7%)         4 (  6.3%)         63
#-----------------------------------------------------------
#                 8377 ( 55.9%)      6602 ( 44.1%)      14979 
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4391.21 (MB), peak = 4578.55 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:09
#Elapsed time = 00:00:09
#Increased memory = 44.13 (MB)
#Total memory = 4391.21 (MB)
#Peak memory = 4578.55 (MB)
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 16.84% required routing.
#   number of violations = 4894
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+-------+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
#---------+-------+-------+------+------+-------+-------+-------+-------+
#  M1     |    217|     57|   463|   418|    130|    184|    250|   1719|
#  M2     |    397|    200|  1231|   613|    274|     49|    212|   2976|
#  C1     |     65|     69|    33|     0|      0|      3|     19|    189|
#  C2     |      0|      1|     7|     0|      0|      0|      1|      9|
#  C3     |      0|      1|     0|     0|      0|      0|      0|      1|
#  Totals |    679|    328|  1734|  1031|    404|    236|    482|   4894|
#---------+-------+-------+------+------+-------+-------+-------+-------+
#
#3 out of 3661 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 4897
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+-------+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
#---------+-------+-------+------+------+-------+-------+-------+-------+
#  M1     |    217|     57|   463|   418|    130|    184|    250|   1719|
#  M2     |    397|    200|  1231|   613|    274|     49|    215|   2979|
#  C1     |     65|     69|    33|     0|      0|      3|     19|    189|
#  C2     |      0|      1|     7|     0|      0|      0|      1|      9|
#  C3     |      0|      1|     0|     0|      0|      0|      0|      1|
#  Totals |    679|    328|  1734|  1031|    404|    236|    485|   4897|
#---------+-------+-------+------+------+-------+-------+-------+-------+
#
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 4428.30 (MB), peak = 4578.55 (MB)
#start 1st optimization iteration ...
#   number of violations = 421
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      2|      1|     9|    21|     17|  31|     30|    111|
#  M2     |     49|     39|    22|    59|     35|  50|     30|    284|
#  C1     |      8|      2|     6|     0|      0|   0|      7|     23|
#  C2     |      1|      0|     0|     0|      0|   0|      2|      3|
#  Totals |     60|     42|    37|    80|     52|  81|     69|    421|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:01:53, elapsed time = 00:01:53, memory = 4469.28 (MB), peak = 4883.33 (MB)
#start 2nd optimization iteration ...
#   number of violations = 341
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      4|      1|    13|    17|     13|  23|     35|    106|
#  M2     |     46|     38|    21|    38|     31|  18|     23|    215|
#  C1     |      7|      3|     5|     0|      0|   0|      5|     20|
#  Totals |     57|     42|    39|    55|     44|  41|     63|    341|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 4468.27 (MB), peak = 4883.33 (MB)
#start 3rd optimization iteration ...
#   number of violations = 145
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    16|    13|      8|     19|  19|      4|     81|
#  M2     |      4|     7|    21|     10|      0|   8|     12|     62|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |      8|    23|    34|     18|     19|  27|     16|    145|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:28, elapsed time = 00:00:28, memory = 4465.46 (MB), peak = 4883.33 (MB)
#start 4th optimization iteration ...
#   number of violations = 116
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    18|    11|      7|      5|  14|      3|     60|
#  M2     |      3|    10|    16|      5|      1|   6|      7|     48|
#  C1     |      4|     0|     0|      0|      0|   0|      4|      8|
#  Totals |      9|    28|    27|     12|      6|  20|     14|    116|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4463.02 (MB), peak = 4883.33 (MB)
#start 5th optimization iteration ...
#   number of violations = 123
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    16|    14|     10|      8|  15|      5|     70|
#  M2     |      4|     5|    15|      5|      0|   6|     11|     46|
#  C1     |      3|     0|     0|      0|      0|   0|      4|      7|
#  Totals |      9|    21|    29|     15|      8|  21|     20|    123|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4458.99 (MB), peak = 4883.33 (MB)
#start 6th optimization iteration ...
#   number of violations = 91
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    13|     10|      8|  12|      1|     60|
#  M2     |      3|     1|     5|      3|      0|   2|     12|     26|
#  C1     |      4|     0|     0|      0|      0|   0|      1|      5|
#  Totals |      9|    15|    18|     13|      8|  14|     14|     91|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:29, elapsed time = 00:00:29, memory = 4504.07 (MB), peak = 4883.33 (MB)
#start 7th optimization iteration ...
#   number of violations = 96
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    15|    12|      9|      6|  14|      3|     61|
#  M2     |      2|     2|     8|      3|      0|   6|     11|     32|
#  C1     |      3|     0|     0|      0|      0|   0|      0|      3|
#  Totals |      7|    17|    20|     12|      6|  20|     14|     96|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:31, elapsed time = 00:00:31, memory = 4500.31 (MB), peak = 4883.33 (MB)
#start 8th optimization iteration ...
#   number of violations = 84
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    20|     9|      5|      7|   8|      4|     55|
#  M2     |      4|     1|     5|      2|      0|   4|      9|     25|
#  C1     |      3|     0|     0|      0|      0|   0|      1|      4|
#  Totals |      9|    21|    14|      7|      7|  12|     14|     84|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4495.82 (MB), peak = 4883.33 (MB)
#start 9th optimization iteration ...
#   number of violations = 92
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    16|    11|      8|      6|  11|      4|     60|
#  M2     |      4|     1|     9|      2|      0|   4|     10|     30|
#  C1     |      2|     0|     0|      0|      0|   0|      0|      2|
#  Totals |     10|    17|    20|     10|      6|  15|     14|     92|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4487.26 (MB), peak = 4883.33 (MB)
#start 10th optimization iteration ...
#   number of violations = 85
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      4|      1|    13|    12|     11|  12|      9|     62|
#  M2     |      4|      3|     0|     5|      1|   4|      5|     22|
#  C1     |      1|      0|     0|     0|      0|   0|      0|      1|
#  Totals |      9|      4|    13|    17|     12|  16|     14|     85|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4473.34 (MB), peak = 4883.33 (MB)
#start 11th optimization iteration ...
#   number of violations = 78
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    17|     8|      7|      4|  10|      4|     53|
#  M2     |      2|     0|    11|      1|      0|   1|      9|     24|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |      6|    17|    19|      8|      4|  11|     13|     78|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4470.33 (MB), peak = 4883.33 (MB)
#start 12th optimization iteration ...
#   number of violations = 78
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    11|     10|      4|  13|      4|     58|
#  M2     |      4|     0|     5|      1|      0|   1|      8|     19|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |      7|    14|    16|     11|      4|  14|     12|     78|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4479.51 (MB), peak = 4883.33 (MB)
#start 13th optimization iteration ...
#   number of violations = 75
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    17|     8|      7|      5|  11|      5|     55|
#  M2     |      3|     1|     5|      1|      0|   0|      8|     18|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |      6|    18|    13|      8|      5|  11|     14|     75|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:25, elapsed time = 00:00:25, memory = 4490.60 (MB), peak = 4883.33 (MB)
#start 14th optimization iteration ...
#   number of violations = 76
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    17|     8|      7|      5|  12|      6|     58|
#  M2     |      4|     0|     4|      1|      0|   0|      8|     17|
#  C1     |      1|     0|     0|      0|      0|   0|      0|      1|
#  Totals |      8|    17|    12|      8|      5|  12|     14|     76|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4489.64 (MB), peak = 4883.33 (MB)
#start 15th optimization iteration ...
#   number of violations = 72
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    16|     9|      8|      4|  12|      2|     53|
#  M2     |      3|     0|     5|      1|      0|   1|      5|     15|
#  C1     |      2|     0|     0|      0|      0|   0|      2|      4|
#  Totals |      7|    16|    14|      9|      4|  13|      9|     72|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4486.73 (MB), peak = 4883.33 (MB)
#start 16th optimization iteration ...
#   number of violations = 71
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|     8|      8|      4|  10|      5|     56|
#  M2     |      5|     0|     3|      0|      0|   0|      7|     15|
#  Totals |      9|    17|    11|      8|      4|  10|     12|     71|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4478.70 (MB), peak = 4883.33 (MB)
#start 17th optimization iteration ...
#   number of violations = 67
#
#  By Layer and Type:
#
#---------+------+------+-------+-------+-------+----+-------+-------+
#  -      | Short| Color| EOLCol| CutSpc| C2MCon| Enc| Others| Totals|
#---------+------+------+-------+-------+-------+----+-------+-------+
#  M1     |    17|     8|      7|      4|      3|  10|      2|     51|
#  M2     |     0|     5|      2|      0|      2|   1|      6|     16|
#  Totals |    17|    13|      9|      4|      5|  11|      8|     67|
#---------+------+------+-------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4477.00 (MB), peak = 4883.33 (MB)
#start 18th optimization iteration ...
#   number of violations = 68
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|     8|      7|      4|  11|      5|     56|
#  M2     |      3|     0|     3|      0|      0|   0|      6|     12|
#  Totals |      7|    17|    11|      7|      4|  11|     11|     68|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4478.55 (MB), peak = 4883.33 (MB)
#start 19th optimization iteration ...
#   number of violations = 73
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    15|    10|      9|      4|  12|      4|     58|
#  M2     |      1|     1|     5|      1|      0|   0|      6|     14|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      5|    16|    15|     10|      4|  12|     11|     73|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:24, elapsed time = 00:00:24, memory = 4476.94 (MB), peak = 4883.33 (MB)
#start 20th optimization iteration ...
#   number of violations = 71
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    14|    11|     10|      4|  13|      4|     59|
#  M2     |      2|     0|     5|      1|      0|   0|      4|     12|
#  Totals |      5|    14|    16|     11|      4|  13|      8|     71|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4474.51 (MB), peak = 4883.33 (MB)
#start 21th optimization iteration ...
#   number of violations = 77
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      6|    16|    10|      8|      4|  12|      7|     63|
#  M2     |      3|     0|     4|      2|      0|   0|      4|     13|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      9|    16|    14|     10|      4|  12|     12|     77|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4471.81 (MB), peak = 4883.33 (MB)
#start 22th optimization iteration ...
#   number of violations = 62
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    15|    10|      9|      3|  11|      2|     52|
#  M2     |      2|     0|     3|      1|      0|   0|      4|     10|
#  Totals |      4|    15|    13|     10|      3|  11|      6|     62|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4467.96 (MB), peak = 4883.33 (MB)
#start 23th optimization iteration ...
#   number of violations = 61
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    17|     8|      7|      4|   9|      2|     49|
#  M2     |      2|     0|     4|      1|      0|   1|      4|     12|
#  Totals |      4|    17|    12|      8|      4|  10|      6|     61|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4463.37 (MB), peak = 4883.33 (MB)
#start 24th optimization iteration ...
#   number of violations = 67
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    14|    11|     10|      4|  12|      3|     58|
#  M2     |      2|     0|     3|      0|      0|   0|      4|      9|
#  Totals |      6|    14|    14|     10|      4|  12|      7|     67|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4463.20 (MB), peak = 4883.33 (MB)
#start 25th optimization iteration ...
#   number of violations = 64
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    17|     8|      7|      4|  11|      4|     55|
#  M2     |      2|     0|     3|      0|      0|   0|      4|      9|
#  Totals |      6|    17|    11|      7|      4|  11|      8|     64|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4463.28 (MB), peak = 4883.33 (MB)
#start 26th optimization iteration ...
#   number of violations = 58
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    17|     8|      7|      4|   9|      2|     49|
#  M2     |      2|     0|     3|      0|      0|   1|      3|      9|
#  Totals |      4|    17|    11|      7|      4|  10|      5|     58|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4462.99 (MB), peak = 4883.33 (MB)
#start 27th optimization iteration ...
#   number of violations = 58
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    18|     7|      7|      3|   9|      3|     51|
#  M2     |      2|     0|     2|      0|      0|   0|      3|      7|
#  Totals |      6|    18|     9|      7|      3|   9|      6|     58|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4462.62 (MB), peak = 4883.33 (MB)
#start 28th optimization iteration ...
#   number of violations = 60
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      3|    16|     9|      8|      3|  12|      2|     53|
#  M2     |      2|     0|     2|      0|      0|   0|      3|      7|
#  Totals |      5|    16|    11|      8|      3|  12|      5|     60|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4462.43 (MB), peak = 4883.33 (MB)
#start 29th optimization iteration ...
#   number of violations = 66
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    15|    10|      9|      4|  11|      3|     56|
#  M2     |      2|     0|     3|      0|      0|   0|      5|     10|
#  Totals |      6|    15|    13|      9|      4|  11|      8|     66|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4459.21 (MB), peak = 4883.33 (MB)
#start 30th optimization iteration ...
#   number of violations = 62
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    16|     9|      8|      4|  10|      2|     51|
#  M2     |      2|     0|     3|      0|      0|   1|      4|     10|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      4|    16|    12|      8|      4|  11|      7|     62|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:19, memory = 4455.89 (MB), peak = 4883.33 (MB)
#Complete Detail Routing.
#Total wire length = 11799 um.
#Total half perimeter of net bounding box = 10799 um.
#Total wire length on LAYER M1 = 67 um.
#Total wire length on LAYER M2 = 1600 um.
#Total wire length on LAYER C1 = 2953 um.
#Total wire length on LAYER C2 = 3828 um.
#Total wire length on LAYER C3 = 2439 um.
#Total wire length on LAYER C4 = 891 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 20792
#Total number of multi-cut vias = 4663 ( 22.4%)
#Total number of single cut vias = 16129 ( 77.6%)
#Up-Via Summary (total 20792):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1396 ( 91.1%)       136 (  8.9%)       1532
# M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
# C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
# C2              2640 ( 77.3%)       777 ( 22.7%)       3417
# C3               524 ( 75.4%)       171 ( 24.6%)        695
# C4                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                16129 ( 77.6%)      4663 ( 22.4%)      20792 
#
#Total number of DRC violations = 62
#Cpu time = 00:10:35
#Elapsed time = 00:10:32
#Increased memory = 64.68 (MB)
#Total memory = 4455.89 (MB)
#Peak memory = 4883.33 (MB)
#
#start routing for process antenna violation fix ...
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      2|    16|      0|     9|      8|  10|      6|     51|
#  M2     |      2|     0|      6|     3|      0|   1|      1|     13|
#  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
#  Totals |      4|    16|      6|    12|      8|  11|      8|     65|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4456.32 (MB), peak = 4883.33 (MB)
#
#Total wire length = 11799 um.
#Total half perimeter of net bounding box = 10799 um.
#Total wire length on LAYER M1 = 67 um.
#Total wire length on LAYER M2 = 1600 um.
#Total wire length on LAYER C1 = 2953 um.
#Total wire length on LAYER C2 = 3828 um.
#Total wire length on LAYER C3 = 2439 um.
#Total wire length on LAYER C4 = 891 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 20792
#Total number of multi-cut vias = 4663 ( 22.4%)
#Total number of single cut vias = 16129 ( 77.6%)
#Up-Via Summary (total 20792):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1396 ( 91.1%)       136 (  8.9%)       1532
# M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
# C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
# C2              2640 ( 77.3%)       777 ( 22.7%)       3417
# C3               524 ( 75.4%)       171 ( 24.6%)        695
# C4                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                16129 ( 77.6%)      4663 ( 22.4%)      20792 
#
#Total number of DRC violations = 65
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 11799 um.
#Total half perimeter of net bounding box = 10799 um.
#Total wire length on LAYER M1 = 67 um.
#Total wire length on LAYER M2 = 1600 um.
#Total wire length on LAYER C1 = 2953 um.
#Total wire length on LAYER C2 = 3828 um.
#Total wire length on LAYER C3 = 2439 um.
#Total wire length on LAYER C4 = 891 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 20792
#Total number of multi-cut vias = 4663 ( 22.4%)
#Total number of single cut vias = 16129 ( 77.6%)
#Up-Via Summary (total 20792):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1396 ( 91.1%)       136 (  8.9%)       1532
# M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
# C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
# C2              2640 ( 77.3%)       777 ( 22.7%)       3417
# C3               524 ( 75.4%)       171 ( 24.6%)        695
# C4                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                16129 ( 77.6%)      4663 ( 22.4%)      20792 
#
#Total number of DRC violations = 65
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Wed May 28 17:33:59 2025
#
#
#Start Post Route Wire Spread.
#Done with 222 horizontal wires in 5 hboxes and 174 vertical wires in 5 hboxes.
#Complete Post Route Wire Spread.
#
#Total wire length = 11865 um.
#Total half perimeter of net bounding box = 10799 um.
#Total wire length on LAYER M1 = 67 um.
#Total wire length on LAYER M2 = 1601 um.
#Total wire length on LAYER C1 = 2954 um.
#Total wire length on LAYER C2 = 3849 um.
#Total wire length on LAYER C3 = 2468 um.
#Total wire length on LAYER C4 = 905 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 20792
#Total number of multi-cut vias = 4663 ( 22.4%)
#Total number of single cut vias = 16129 ( 77.6%)
#Up-Via Summary (total 20792):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1396 ( 91.1%)       136 (  8.9%)       1532
# M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
# C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
# C2              2640 ( 77.3%)       777 ( 22.7%)       3417
# C3               524 ( 75.4%)       171 ( 24.6%)        695
# C4                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                16129 ( 77.6%)      4663 ( 22.4%)      20792 
#
#   number of violations = 68
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| PinAcc| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |    16|      0|     9|      8|      4|  10|      4|     51|
#  M2     |     0|      9|     3|      0|      0|   1|      3|     16|
#  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
#  Totals |    16|      9|    12|      8|      4|  11|      8|     68|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4455.94 (MB), peak = 4883.33 (MB)
#CELL_VIEW TOP,init has 68 DRC violations
#Total number of DRC violations = 68
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#Post Route wire spread is done.
#Total wire length = 11865 um.
#Total half perimeter of net bounding box = 10799 um.
#Total wire length on LAYER M1 = 67 um.
#Total wire length on LAYER M2 = 1601 um.
#Total wire length on LAYER C1 = 2954 um.
#Total wire length on LAYER C2 = 3849 um.
#Total wire length on LAYER C3 = 2468 um.
#Total wire length on LAYER C4 = 905 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 20792
#Total number of multi-cut vias = 4663 ( 22.4%)
#Total number of single cut vias = 16129 ( 77.6%)
#Up-Via Summary (total 20792):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1396 ( 91.1%)       136 (  8.9%)       1532
# M2              6210 ( 75.2%)      2043 ( 24.8%)       8253
# C1              5321 ( 77.6%)      1536 ( 22.4%)       6857
# C2              2640 ( 77.3%)       777 ( 22.7%)       3417
# C3               524 ( 75.4%)       171 ( 24.6%)        695
# C4                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                16129 ( 77.6%)      4663 ( 22.4%)      20792 
#
#detailRoute Statistics:
#Cpu time = 00:10:36
#Elapsed time = 00:10:34
#Increased memory = 64.73 (MB)
#Total memory = 4455.94 (MB)
#Peak memory = 4883.33 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:10:46
#Elapsed time = 00:10:44
#Increased memory = 15.24 (MB)
#Total memory = 4362.48 (MB)
#Peak memory = 4883.33 (MB)
#Number of warnings = 45
#Total number of warnings = 248
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 28 17:34:00 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  globalDetailRoute         | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:00|     00:00:00|         1.0|
#  DB Export                 | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access           | 00:00:05|     00:00:05|         1.0|
#  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:02|     00:00:02|         1.0|
#  Global Routing            | 00:00:01|     00:00:01|         1.1|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:10:34|     00:10:32|         1.0|
#  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
#  Post Route Wire Spreading | 00:00:01|     00:00:01|         1.0|
#  Entire Command            | 00:10:46|     00:10:44|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #1) : cpu/real = 0:10:46.1/0:10:44.0 (1.0), totSession cpu/real = 0:58:03.4/1:02:10.7 (0.9), mem = 4372.0M
**optDesign ... cpu = 0:19:51, real = 0:19:57, mem = 4341.0M, totSessionCpu=0:58:03 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #6 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:34:00 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4343.60 (MB), peak = 4883.33 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:34:00 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4351.93 (MB), peak = 4883.33 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 4364.70 (MB), peak = 4883.33 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4364.70 (MB)
#Peak memory = 4883.33 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 3363 nets were built. 2 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    32.07 (MB), total memory =  4396.80 (MB), peak memory =  4883.33 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4388.07 (MB), peak = 4883.33 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 9611 Res, 4276 Ground Cap, 27 XCap (Edge to Edge)
#RC V/H edge ratio: 0.12, Avg V/H Edge Length: 709.77 (3206), Avg L-Edge Length: 3184.70 (5172)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 12993 nodes, 9630 edges, and 60 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4383.86 (MB), peak = 4883.33 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4381.621M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_uxvgHD.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.6 real: 0:00:01.0 mem: 4381.625M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 32.74 (MB)
#Total memory = 4384.66 (MB)
#Peak memory = 4883.33 (MB)
#
#2 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(62968621)
#Finish Net Signature in MT(74148608)
#Finish SNet Signature in MT (126339817)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -1.44 (MB), total memory =  4371.19 (MB), peak memory =  4883.33 (MB)
**optDesign ... cpu = 0:19:59, real = 0:20:06, mem = 4371.2M, totSessionCpu=0:58:11 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3851.09)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3858.76 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3858.76 CPU=0:00:01.0 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4412.5M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4412.5M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3861.16)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3363. 
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3862.13 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3862.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:07.0 totSessionCpu=0:58:15 mem=4411.7M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:20:03, real = 0:20:13, mem = 3862.2M, totSessionCpu=0:58:16 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #7 OptimizationRecovery
*** Timing Is met
*** Check timing (0:00:00.0)
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:20:04, real = 0:20:14, mem = 3862.2M, totSessionCpu=0:58:16 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4377.14M, totSessionCpu=0:58:16).
**optDesign ... cpu = 0:20:04, real = 0:20:14, mem = 3862.2M, totSessionCpu=0:58:16 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #8 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:20:04, real = 0:20:14, mem = 3861.8M, totSessionCpu=0:58:17 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3884.39)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3895.09 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3895.09 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4421.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4421.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3856.79)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3363. 
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3857.28 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3857.28 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:05.0 totSessionCpu=0:58:21 mem=4402.0M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  |  0.017  |
|           TNS (ns):| -0.142  | -0.142  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------
Begin: Collecting metrics
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:15  |        4224 |    0 |   0 |
| ccopt_pro          |           |          |           |          |             |            |              |                |               | 0:00:06  |        4265 |      |     |
| drv_eco_fixing     |    49.704 |   49.163 |         0 |        0 |       11.72 |       0.07 |         0.06 |           0.00 |          0.01 | 0:00:08  |        4306 |    0 |   0 |
| initial_summary_2  |    49.163 |   49.163 |           |        0 |        4.65 |            |              |                |               | 0:00:12  |        4335 |    0 |   0 |
| hold_fixing        |           |   49.163 |           |        0 |       16.94 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:32  |        4328 |      |     |
| route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |        4297 |      |     |
| pre_route_summary  |    49.163 |   49.163 |           |        0 |        9.88 |            |              |                |               | 0:00:01  |        4313 |    0 |   0 |
| eco_route          |           |          |           |          |             |            |              |                |               | 0:10:44  |        4337 |      |     |
| post_route_summary |    49.142 |   49.142 |           |        0 |        9.88 |            |              |                |               | 0:00:08  |        4377 |    0 |   0 |
| final_summary      |    49.381 |   49.142 |           |        0 |        9.88 |            |              |                |               | 0:00:13  |        4414 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:20:12, real = 0:20:27, mem = 4382.6M, totSessionCpu=0:58:24 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_drv_postroute
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2431        1  Found %u pin(s) with annotated transitio...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 68 warning(s), 0 error(s)

*** optDesign #1 [finish] () : cpu/real = 0:20:12.5/0:20:28.0 (1.0), totSession cpu/real = 0:58:25.0/1:02:41.8 (0.9), mem = 4406.4M
<CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
*** timeDesign #6 [begin] () : totSession cpu/real = 0:58:25.0/1:02:41.8 (0.9), mem = 4406.4M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(62968621)
#Finish Net Signature in MT(74148608)
#Finish SNet Signature in MT (126339817)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =  -129.91 (MB), total memory =  4251.46 (MB), peak memory =  4883.33 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 1.33 sec
Total Real time: 4.0 sec
Total Memory Usage: 4290.699219 Mbytes
Reset AAE Options
*** timeDesign #6 [finish] () : cpu/real = 0:00:01.3/0:00:03.8 (0.4), totSession cpu/real = 0:58:26.3/1:02:45.5 (0.9), mem = 4290.7M
<CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
*** timeDesign #7 [begin] () : totSession cpu/real = 0:58:26.3/1:02:45.6 (0.9), mem = 4290.7M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(62968621)
#Finish Net Signature in MT(74148608)
#Finish SNet Signature in MT (126339817)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4209.40 (MB), peak memory =  4883.33 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3636.09)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3650.38 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3650.38 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4332.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4332.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3652.45)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3363. 
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3652.96 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3652.96 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.5 real=0:00:06.0 totSessionCpu=0:58:30 mem=4331.1M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  |  0.017  |
|           TNS (ns):| -0.142  | -0.142  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------
Reported timing to dir timingReports
Total CPU time: 4.48 sec
Total Real time: 6.0 sec
Total Memory Usage: 4243.367188 Mbytes
Reset AAE Options
*** timeDesign #7 [finish] () : cpu/real = 0:00:04.5/0:00:06.5 (0.7), totSession cpu/real = 0:58:30.8/1:02:52.0 (0.9), mem = 4243.4M
<CMD> setFillerMode -core {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: No filler could be restored

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Adding fillers to top-module.
*INFO:   Added 1275 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
*INFO:   Added 10 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
*INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
*INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
*INFO:   Added 9 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
*INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
*INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
*INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
*INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
*INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
*INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
*INFO:   Added 109 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
*INFO:   Added 317 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
*INFO: Total 1936 filler insts added - prefix FILLER (CPU: 0:00:00.5).
For 1936 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
*INFO:   Added 64 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
*INFO: Total 64 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
For 64 new insts, Pre-route DRC Violation:	22
Cell Context Constraint Violation:	42
<CMD> zoomBox -3.72400 -0.17600 114.46900 105.29300
<CMD> zoomBox 4.23200 5.66400 104.69600 95.31300
<CMD> zoomBox 11.48300 12.79800 96.87800 89.00000
<CMD> zoomBox 17.68000 18.77900 90.26600 83.55100
<CMD> zoomBox 34.64500 33.76400 72.53600 67.57600
<CMD> zoomBox 42.20900 42.15000 61.98900 59.80100
<CMD> zoomBox 44.62300 45.53100 58.91400 58.28400
<CMD> zoomBox 45.56500 46.85200 57.71300 57.69200
<CMD> zoomBox 36.74100 34.49000 68.95400 63.23500
<CMD> zoomBox 18.98100 9.60600 91.58400 74.39300
<CMD> zoomBox 51.37500 46.99000 51.37500 46.42500
<CMD> zoomBox 50.94900 46.30100 51.82600 47.08400
<CMD> zoomBox 50.32000 45.67100 52.64600 47.74700
<CMD> zoomBox 48.14900 43.43600 55.41100 49.91600
<CMD> zoomBox 44.30300 39.65800 60.67100 54.26400
<CMD> zoomBox 35.35700 30.74000 72.25000 63.66100
<CMD> zoomBox 20.63400 16.01700 91.30900 79.08400
<CMD> zoomBox -52.38500 -19.02500 135.00700 148.19400
<CMD> zoomBox -74.81700 -22.62800 145.64400 174.10000
<CMD> pan 16.01300 30.45700
<CMD> zoomBox -40.40400 -36.08200 146.98800 131.13700
<CMD> zoomBox -24.76400 -29.04600 134.52000 113.09100
<CMD> zoomBox 8.47800 -13.58100 106.29900 73.70900
<CMD> zoomBox 16.41400 -9.88900 99.56200 64.30800
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 4936.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 123 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   MetSpc   EOLCol      Enc   CutSpc   MinStp   Others   Totals
	M1           53       25        9       11        0        0        0        0       98
	V1            0        0        0        0       10        4        0        2       16
	M2            0        3        2        0        0        0        2        0        7
	AY            0        0        0        0        1        0        0        0        1
	C1            0        0        0        0        0        0        0        1        1
	Totals       53       28       11       11       11        4        2        3      123

 *** End Verify DRC (CPU TIME: 0:00:02.7  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***

<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Wed May 28 17:35:25 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN1850_PKT_LD: has regular routing with opens.
Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.

Begin Summary 
    3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    3 total info(s) created.
End Summary

End Time: Wed May 28 17:35:26 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 3 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> timeDesign -postRoute -hold
*** timeDesign #8 [begin] () : totSession cpu/real = 0:58:53.6/1:04:11.8 (0.9), mem = 5208.8M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(6628068)
#Finish Net Signature in MT(17808055)
#Finish SNet Signature in MT (69999264)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =   -15.81 (MB), total memory =  3833.34 (MB), peak memory =  4883.33 (MB)
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2238_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2237_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2236_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2235_sh_sync_inst_n157 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2234_sh_sync_inst_n214 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2233_sh_sync_inst_n211 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2232_n1374 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2231_sh_sync_inst_rfin_edge is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2230_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2229_CS_sync is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:36:01 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3835.09 (MB), peak = 4883.33 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:36:01 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3843.50 (MB), peak = 4883.33 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 3852.12 (MB), peak = 4883.33 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 3852.12 (MB)
#Peak memory = 4883.33 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 3363 nets were built. 2 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    13.64 (MB), total memory =  3865.77 (MB), peak memory =  4883.33 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3856.70 (MB), peak = 4883.33 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 9611 Res, 4276 Ground Cap, 27 XCap (Edge to Edge)
#RC V/H edge ratio: 0.12, Avg V/H Edge Length: 712.35 (3207), Avg L-Edge Length: 3183.54 (5171)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 12993 nodes, 9630 edges, and 60 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3852.78 (MB), peak = 4883.33 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 4990.465M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_SQkUQD.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 4990.465M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 9.26 (MB)
#Total memory = 3852.75 (MB)
#Peak memory = 4883.33 (MB)
#
#2 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(6628068)
#Finish Net Signature in MT(17808055)
#Finish SNet Signature in MT (69999264)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.91 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.96 (MB), total memory =  3844.90 (MB), peak memory =  4883.33 (MB)

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3878.24)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3890.57 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3890.57 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5050.3M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:01.0, MEM = 5050.3M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3893.45)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3363. 
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=3893.94 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3893.94 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.7 real=0:00:06.0 totSessionCpu=0:59:06 mem=5030.6M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  |  0.017  |
|           TNS (ns):| -0.142  | -0.142  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 9.880%
       (96.774% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 12.6 sec
Total Real time: 16.0 sec
Total Memory Usage: 4942.875 Mbytes
Reset AAE Options
*** timeDesign #8 [finish] () : cpu/real = 0:00:12.6/0:00:16.5 (0.8), totSession cpu/real = 0:59:06.2/1:04:28.3 (0.9), mem = 4942.9M
<CMD> timeDesign -postRoute -setup
*** timeDesign #9 [begin] () : totSession cpu/real = 0:59:07.8/1:04:36.3 (0.9), mem = 4942.9M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(6628068)
#Finish Net Signature in MT(17808055)
#Finish SNet Signature in MT (69999264)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.54 (MB), total memory =  3844.46 (MB), peak memory =  4883.33 (MB)
The design is extracted. Skipping TQuantus.
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=3879.13)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3889.81 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3889.81 CPU=0:00:00.9 REAL=0:00:00.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5052.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5052.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=3895.91)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3363. 
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=3897.95 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3897.95 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:06.0 totSessionCpu=0:59:12 mem=5035.1M)

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (96.774% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.12 sec
Total Real time: 10.0 sec
Total Memory Usage: 4993.410156 Mbytes
Reset AAE Options
*** timeDesign #9 [finish] () : cpu/real = 0:00:05.1/0:00:09.2 (0.6), totSession cpu/real = 0:59:12.9/1:04:45.5 (0.9), mem = 4993.4M
<CMD> optDesign -postRoute -hold
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 3896.5M, totSessionCpu=0:59:20 **
*** optDesign #2 [begin] () : totSession cpu/real = 0:59:20.4/1:05:23.4 (0.9), mem = 4993.4M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 0:59:20.4/1:05:23.4 (0.9), mem = 4993.4M
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              30
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                69999264
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true
setExtractRCMode -coupled                                                                 true
setExtractRCMode -coupling_c_th                                                           3
setExtractRCMode -engine                                                                  postRoute
setExtractRCMode -noCleanRCDB                                                             true
setExtractRCMode -nrNetInMemory                                                           100000
setExtractRCMode -relative_c_th                                                           0.03
setExtractRCMode -total_c_th                                                              5
setUsefulSkewMode -opt_skew_eco_route                                                     false
setDelayCalMode -enable_high_fanout                                                       true
setDelayCalMode -eng_enablePrePlacedFlow                                                  false
setDelayCalMode -engine                                                                   aae
setDelayCalMode -ignoreNetLoad                                                            false
setDelayCalMode -SIAware                                                                  true
setDelayCalMode -socv_accuracy_mode                                                       low
setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
setOptMode -opt_delete_insts                                                              true
setOptMode -opt_drv_margin                                                                0
setOptMode -opt_exp_pre_route_auto_flow_update                                            true
setOptMode -opt_drv                                                                       true
setOptMode -opt_hold_allow_setup_tns_degradation                                          false
setOptMode -opt_hold_target_slack                                                         0.05
setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
setOptMode -opt_resize_flip_flops                                                         true
setOptMode -opt_preserve_all_sequential                                                   false
setOptMode -opt_setup_target_slack                                                        0
setSIMode -separate_delta_delay_on_data                                                   true
setPlaceMode -place_detail_check_route                                                    true
setPlaceMode -place_detail_dpt_flow                                                       true
setPlaceMode -place_global_clock_power_driven                                             true
setPlaceMode -place_global_clock_power_driven_effort                                      high
setPlaceMode -place_global_cong_effort                                                    high
setPlaceMode -place_global_place_io_pins                                                  true
setAnalysisMode -analysisType                                                             onChipVariation
setAnalysisMode -checkType                                                                setup
setAnalysisMode -clkSrcPath                                                               true
setAnalysisMode -clockPropagation                                                         sdcControl
setAnalysisMode -cppr                                                                     both
setAnalysisMode -skew                                                                     true
setAnalysisMode -usefulSkew                                                               true

**INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true

Starting Levelizing
2025-May-28 17:37:16 (2025-May-28 21:37:16 GMT)
2025-May-28 17:37:16 (2025-May-28 21:37:16 GMT): 10%
2025-May-28 17:37:16 (2025-May-28 21:37:16 GMT): 20%
2025-May-28 17:37:16 (2025-May-28 21:37:16 GMT): 30%
2025-May-28 17:37:16 (2025-May-28 21:37:16 GMT): 40%
2025-May-28 17:37:16 (2025-May-28 21:37:16 GMT): 50%
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT): 60%
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT): 70%
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT): 80%
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT): 90%

Finished Levelizing
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT)

Starting Activity Propagation
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT)
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT): 10%
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT): 20%
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT): 30%

Finished Activity Propagation
2025-May-28 17:37:17 (2025-May-28 21:37:17 GMT)

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
**INFO: Using Advanced Metric Collection system.
**optDesign ... cpu = 0:07:51, real = 0:07:50, mem = 4428.1M, totSessionCpu=1:07:12 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5044.1M, init mem=5044.1M)
Cell Context Constraint Violation:	104    [edges = 104]
*info: Placed = 5661          
*info: Unplaced = 0           
Placement Density:96.77%(10725/11082)
Placement Density (including fixed std cells):96.77%(10725/11082)
Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=5044.1M)
**WARN: (IMPOPT-306):	Found placement violations in the postRoute mode.
**INFO: It is recommended to fix the placement violations and reroute the design
**INFO: Command refinePlace may be used to fix the placement violations
#optDebug: { P: 22 W: 2195 FE: standard PE: high LDR: 0.5}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 100 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0.05

*** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:07:51.8/0:07:50.6 (1.0), totSession cpu/real = 1:07:12.2/1:13:14.0 (0.9), mem = 5044.1M
Include MVT Delays for Hold Opt
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #9 InitialSummary

Power view               = view_slow_mission
Number of VT partitions  = 2
Standard cells in design = 1371
Instances in design      = 3342

Instance distribution across the VT partitions:

 LVT : inst = 3192 (95.5%), cells = 728 (53.10%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 3192 (95.5%)

 HVT : inst = 150 (4.5%), cells = 613 (44.71%)
   Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 150 (4.5%)

Reporting took 0 sec
#Start Design Signature (0)
#Finish Inst Signature in MT(6628068)
#Finish Net Signature in MT(17808055)
#Finish SNet Signature in MT (69999264)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -8.50 (MB), total memory =  4419.82 (MB), peak memory =  4883.33 (MB)
The design is extracted. Skipping TQuantus.
Suspended 1275 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
Suspended 11 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
Suspended 8 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
Suspended 10 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
Suspended 6 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
Suspended 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
Suspended 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
Suspended 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
Suspended 9 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
Suspended 8 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
Suspended 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
Suspended 14 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
Suspended 16 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
Suspended 13 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
Suspended 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
Suspended 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
Suspended 31 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
Suspended 16 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
Suspended 109 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
Suspended 381 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
Deleted 0 physical inst  (cell UDB116SVT24_FILL_ECOCT1 / prefix -).

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #10 OptimizationHold

GigaOpt Hold Optimizer is used
Include MVT Delays for Hold Opt
<optDesign CMD> fixhold  no -lvt Cells
#InfoCS: Num dontuse cells 807, Num usable cells 565
optDesignOneStep: Power Flow
#InfoCS: Num dontuse cells 807, Num usable cells 565
Reading RCDB with compressed RC data.
Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:07:16 mem=5091.2M ***
*** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 1:07:16.1/1:13:17.8 (0.9), mem = 5091.2M
Saving timing graph ...
Done save timing graph
OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4047.54)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4055.84 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4055.84 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5124.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5124.2M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4020.94)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3363. 
Total number of fetched objects 3363
AAE_INFO-618: Total number of nets in the design is 3365,  1.8 percent of the nets selected for SI analysis
End delay calculation. (MEM=4022.39 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4022.39 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.3 real=0:00:07.0 totSessionCpu=1:07:21 mem=5099.5M)

Active hold views:
 view_fast_mission
  Dominating endpoints: 0
  Dominating TNS: -0.000

Done building cte hold timing graph (fixHold) cpu=0:00:05.4 real=0:00:08.0 totSessionCpu=1:07:21 mem=5150.6M ***
OPTC: user 20.0
Done building hold timer [8838 node(s), 11046 edge(s), 1 view(s)] (fixHold) cpu=0:00:05.7 real=0:00:08.0 totSessionCpu=1:07:22 mem=5150.6M ***
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
Done building cte setup timing graph (fixHold) cpu=0:00:06.9 real=0:00:09.0 totSessionCpu=1:07:23 mem=5173.1M ***
** INFO: Initializing Glitch Interface
OPTC: m4 20.0 50.0
OPTC: view 50.0
Setting latch borrow mode to budget during optimization.

Starting Levelizing
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT)
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 10%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 20%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 30%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 40%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 50%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 60%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 70%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 80%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 90%

Finished Levelizing
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT)

Starting Activity Propagation
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT)
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 10%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 20%
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT): 30%

Finished Activity Propagation
2025-May-28 17:45:20 (2025-May-28 21:45:20 GMT)

*Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
*Info: worst delay setup view: view_slow_mission

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.045  | -0.045  |  0.017  |
|           TNS (ns):| -0.142  | -0.142  |  0.000  |
|    Violating Paths:|    7    |    7    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    101 (101)     |    -61     |    102 (102)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 9.880%
       (16.945% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:08:06, real = 0:08:08, mem = 4600.8M, totSessionCpu=1:07:27 **
*** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:11.0/0:00:13.9 (0.8), totSession cpu/real = 1:07:27.1/1:13:31.7 (0.9), mem = 5090.2M
*** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:07:27.1/1:13:31.7 (0.9), mem = 5090.2M
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
(I,S,L,T): view_slow_mission: 0.00709445, 0.00324775, 0.137791, 0.148134
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
*info: Run optDesign holdfix with 1 thread.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Info: Done creating the CCOpt slew target map.


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

*** Starting Core Fixing (fixHold) cpu=0:00:12.8 real=0:00:15.0 totSessionCpu=1:07:29 mem=5252.7M density=16.945% ***

Phase I ......
Executing transform: ECO Safe Resize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.045|    -0.14|       7|          0|       0(     0)|   16.94%|   0:00:00.0|  5252.7M|
|   1|  -0.045|    -0.14|       7|          0|       0(     0)|   16.94%|   0:00:00.0|  5252.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
Executing transform: AddBuffer + LegalResize
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+
|   0|  -0.045|    -0.14|       7|          0|       0(     0)|   16.94%|   0:00:00.0|  5252.7M|
|   1|  -0.018|    -0.05|       5|         50|       2(     0)|   17.06%|   0:00:01.0|  5262.7M|
|   2|  -0.006|    -0.01|       2|         32|       1(     0)|   17.13%|   0:00:00.0|  5262.7M|
|   3|  -0.000|    -0.00|       1|         17|       0(     0)|   17.17%|   0:00:00.0|  5262.7M|
|   4|   0.015|     0.00|       0|         10|       0(     0)|   17.19%|   0:00:00.0|  5262.7M|
|   5|   0.032|     0.00|       0|          3|       0(     0)|   17.20%|   0:00:01.0|  5262.7M|
|   6|   0.045|     0.00|       0|          1|       0(     0)|   17.20%|   0:00:00.0|  5262.7M|
|   7|   0.047|     0.00|       0|          1|       0(     0)|   17.20%|   0:00:00.0|  5262.7M|
|   8|   0.050|     0.00|       0|          1|       0(     0)|   17.21%|   0:00:00.0|  5262.7M|
+----+--------+---------+--------+-----------+----------------+---------+------------+---------+

*info:    Total 115 cells added for Phase I
*info:        in which 0 is ripple commits (0.000%)
*info:    Total 3 instances resized for Phase I
*info:        in which 0 FF resizing 
*info:        in which 0 ripple resizing (0.000%)
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finished Core Fixing (fixHold) cpu=0:00:15.1 real=0:00:18.0 totSessionCpu=1:07:31 mem=5270.7M density=17.207% ***

*info:
*info: Added a total of 115 cells to fix/reduce hold violation
*info:
*info: Summary: 
*info:           10 cells of type 'UDB116SVT24_BUF_2' used
*info:            1 cell  of type 'UDB116SVT24_BUF_3' used
*info:          104 cells of type 'UDB116SVT24_BUF_L_1' used
*info:
*info: Total 3 instances resized
*info:       in which 0 FF resizing
*info:

*** Finish Post Route Hold Fixing (cpu=0:00:15.1 real=0:00:18.0 totSessionCpu=1:07:31 mem=5270.7M density=17.207%) ***
(I,S,L,T): view_slow_mission: 0.00718829, 0.00338253, 0.141737, 0.152307
(I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
**INFO: total 118 insts, 0 nets marked don't touch
**INFO: total 118 insts, 0 nets marked don't touch DB property
**INFO: total 118 insts, 0 nets unmarked don't touch
*** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:04.5/0:00:04.5 (1.0), totSession cpu/real = 1:07:31.6/1:13:36.2 (0.9), mem = 5172.7M
**INFO: Skipping refine place as no non-legal commits were detected

Running postRoute recovery in preEcoRoute mode
**optDesign ... cpu = 0:08:12, real = 0:08:14, mem = 4712.9M, totSessionCpu=1:07:32 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=5172.86M, totSessionCpu=1:07:35).
**optDesign ... cpu = 0:08:14, real = 0:08:16, mem = 4717.4M, totSessionCpu=1:07:35 **

** INFO: Initializing Glitch Interface
Running refinePlace -preserveRouting true -hardFence false

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*** Starting refinePlace (1:07:35 mem=5231.0M) ***

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Max route layer is changed from 127 to 11 because there is no routing track above this layer
Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.5 REAL: 0:00:00.0 MEM: 5199.0MB
Summary Report:
Instances move: 0 (out of 3457 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances move: 0 (out of 319 movable physical-only)
Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 5199.0MB
*** Finished refinePlace (1:07:36 mem=5199.0M) ***

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.142  | 49.381  | 49.142  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (17.207% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:08:16, real = 0:08:18, mem = 4716.8M, totSessionCpu=1:07:36 **
**INFO: flowCheckPoint #11 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
**Info: (IMPSP-2055): Transparent Filler Flow is ON !


**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!

Total 2000 restored filler insts, overlapped: 77, violated: 0,  77 are deleted!

TransFiller Info: Number of restored fillers: 2000
                  Number of being kept:       1923
                  Keeping Rate:               96.150%

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
*INFO:   Added 4 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
*INFO:   Added 2 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
*INFO: Total 35 filler insts added - prefix FILLER (CPU: 0:00:00.8).
For 35 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
*INFO:   Added 1 filler inst  (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
*INFO: Total 1 filler inst  added - prefix FILLER_incr (CPU: 0:00:00.0).
For 1 new insts, -route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 175
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 175
*** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 1:07:37.4/1:13:41.9 (0.9), mem = 5111.2M

globalDetailRoute

#Start globalDetailRoute on Wed May 28 17:45:31 2025
#
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:45:31 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 231/0 dirty instances, 241/2 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(153 insts marked dirty, reset pre-exisiting dirty flag on 118 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4720.16 (MB), peak = 4883.33 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4745.46 (MB), peak = 4883.33 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#36 out of 5736 (0.63%) instances are not legally placed.
#666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#58 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.89 (MB)
#Total memory = 4746.36 (MB)
#Peak memory = 4950.27 (MB)
#start initial via pillar insertion iteration ...
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1850_PKT_LD/X doesn't have enough resource.
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1191_sh_sync_inst_interval_sum_9/X doesn't have enough resource.
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4765.54 (MB), peak = 4950.27 (MB)
#start 1st via pillar insertion iteration ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4765.54 (MB), peak = 4950.27 (MB)
#
#    Via Pillar Insert Failed Statistics
#
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|  No Resource on Pin Access Layer |       2 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|                           Others |       1 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#
#Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      3 =     0%
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3478.
#Total number of nets in the design = 3480.
#184 routable nets do not have any wires.
#3294 routable nets have routed wires.
#184 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:45:33 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4747.78 (MB), peak = 4950.27 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Found 0 nets for post-route si or timing fixing.
#
#Finished routing data preparation on Wed May 28 17:45:33 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -17.76 (MB)
#Total memory = 4747.78 (MB)
#Peak memory = 4950.27 (MB)
#
#
#Start global routing on Wed May 28 17:45:33 2025
#
#
#Start global routing initialization on Wed May 28 17:45:33 2025
#
#Number of eco nets is 82
#
#Start global routing data preparation on Wed May 28 17:45:33 2025
#
#Start routing resource analysis on Wed May 28 17:45:33 2025
#
#Routing resource analysis is done on Wed May 28 17:45:33 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          31         951        7056    96.43%
#  M2             H        1111         298        7056     7.72%
#  C1             V        1135         130        7056     1.35%
#  C2             H        1152         100        7056     0.00%
#  C3             V        1212          53        7056     0.00%
#  C4             H        1236          16        7056     0.00%
#  C5             V        1264           1        7056     0.00%
#  JA             H         124           0        7056     1.19%
#  QA             V          47           0        7056    44.05%
#  QB             H          47           0        7056    44.05%
#  LB             V          31           0        7056    63.10%
#  --------------------------------------------------------------
#  Total                   7392      12.88%       77616    23.44%
#
#
#
#
#Global routing data preparation is done on Wed May 28 17:45:33 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4749.04 (MB), peak = 4950.27 (MB)
#
#
#Global routing initialization is done on Wed May 28 17:45:33 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4749.04 (MB), peak = 4950.27 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4750.57 (MB), peak = 4950.27 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4750.57 (MB), peak = 4950.27 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3478.
#Total number of nets in the design = 3480.
#
#3478 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default             184  
#-----------------------------
#        Total             184  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3478  
#-----------------------------
#        Total            3478  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon          
#                  #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)   OverCon
#  ----------------------------------------------
#  M1            0(0.00%)      0(0.00%)   (0.00%)
#  M2           28(0.41%)      0(0.00%)   (0.41%)
#  C1           24(0.34%)      1(0.01%)   (0.35%)
#  C2            1(0.01%)      0(0.00%)   (0.01%)
#  C3            0(0.00%)      0(0.00%)   (0.00%)
#  C4            0(0.00%)      0(0.00%)   (0.00%)
#  C5            0(0.00%)      0(0.00%)   (0.00%)
#  JA            0(0.00%)      0(0.00%)   (0.00%)
#  QA            0(0.00%)      0(0.00%)   (0.00%)
#  QB            0(0.00%)      0(0.00%)   (0.00%)
#  LB            0(0.00%)      0(0.00%)   (0.00%)
#  ----------------------------------------------
#     Total     53(0.09%)      1(0.00%)   (0.09%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 2
#  Overflow after GR: 0.05% H + 0.04% V
#
#Complete Global Routing.
#Total wire length = 12837 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 67 um.
#Total wire length on LAYER M2 = 1654 um.
#Total wire length on LAYER C1 = 3004 um.
#Total wire length on LAYER C2 = 4038 um.
#Total wire length on LAYER C3 = 2677 um.
#Total wire length on LAYER C4 = 1376 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21498
#Total number of multi-cut vias = 4624 ( 21.5%)
#Total number of single cut vias = 16874 ( 78.5%)
#Up-Via Summary (total 21498):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1397 ( 91.1%)       136 (  8.9%)       1533
# M2              6441 ( 76.1%)      2023 ( 23.9%)       8464
# C1              5528 ( 78.4%)      1524 ( 21.6%)       7052
# C2              2813 ( 78.4%)       773 ( 21.6%)       3586
# C3               657 ( 79.6%)       168 ( 20.4%)        825
# C4                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                16874 ( 78.5%)      4624 ( 21.5%)      21498 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 2 tracks.
#Total overcon = 0.09%.
#Worst layer Gcell overcon rate = 0.01%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.80 (MB)
#Total memory = 4750.58 (MB)
#Peak memory = 4950.27 (MB)
#
#Finished global routing on Wed May 28 17:45:34 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4749.32 (MB), peak = 4950.27 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 201 horizontal wires in 3 hboxes and 137 vertical wires in 3 hboxes.
#Done with 26 horizontal wires in 3 hboxes and 17 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total wire length = 12800 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 67 um.
#Total wire length on LAYER M2 = 1651 um.
#Total wire length on LAYER C1 = 2993 um.
#Total wire length on LAYER C2 = 4033 um.
#Total wire length on LAYER C3 = 2666 um.
#Total wire length on LAYER C4 = 1370 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21498
#Total number of multi-cut vias = 4624 ( 21.5%)
#Total number of single cut vias = 16874 ( 78.5%)
#Up-Via Summary (total 21498):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1397 ( 91.1%)       136 (  8.9%)       1533
# M2              6441 ( 76.1%)      2023 ( 23.9%)       8464
# C1              5528 ( 78.4%)      1524 ( 21.6%)       7052
# C2              2813 ( 78.4%)       773 ( 21.6%)       3586
# C3               657 ( 79.6%)       168 ( 20.4%)        825
# C4                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                16874 ( 78.5%)      4624 ( 21.5%)      21498 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4762.74 (MB), peak = 4950.27 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 47.34 (MB)
#Total memory = 4762.74 (MB)
#Peak memory = 4950.27 (MB)
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 13.78% required routing.
#   number of violations = 417
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+-------+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
#---------+-------+-------+------+------+-------+-------+-------+-------+
#  M1     |     24|      6|    83|    55|     18|     17|     19|    222|
#  M2     |     18|      9|    95|    27|     22|      1|     10|    182|
#  C1     |      4|      7|     0|     0|      0|      0|      1|     12|
#  C2     |      0|      0|     0|     0|      0|      0|      1|      1|
#  Totals |     46|     22|   178|    82|     40|     18|     31|    417|
#---------+-------+-------+------+------+-------+-------+-------+-------+
#
#3 out of 5735 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 420
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+-------+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| CutSpc| Others| Totals|
#---------+-------+-------+------+------+-------+-------+-------+-------+
#  M1     |     24|      6|    83|    55|     18|     17|     19|    222|
#  M2     |     18|      9|    95|    27|     22|      1|     13|    185|
#  C1     |      4|      7|     0|     0|      0|      0|      1|     12|
#  C2     |      0|      0|     0|     0|      0|      0|      1|      1|
#  Totals |     46|     22|   178|    82|     40|     18|     34|    420|
#---------+-------+-------+------+------+-------+-------+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4787.48 (MB), peak = 4950.27 (MB)
#start 1st optimization iteration ...
#   number of violations = 94
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      1|      1|    14|    14|     13|  12|      6|     61|
#  M2     |      4|      3|     1|     6|      6|   3|      8|     31|
#  C1     |      0|      0|     0|     0|      0|   0|      2|      2|
#  Totals |      5|      4|    15|    20|     19|  15|     16|     94|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4808.41 (MB), peak = 5025.71 (MB)
#start 2nd optimization iteration ...
#   number of violations = 94
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      4|    19|      5|    15|     11|  11|      6|     71|
#  M2     |      4|     1|      1|     4|      3|   3|      6|     22|
#  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
#  Totals |      8|    20|      6|    19|     14|  14|     13|     94|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4807.89 (MB), peak = 5025.71 (MB)
#start 3rd optimization iteration ...
#   number of violations = 99
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    17|    17|     13|      7|  10|      4|     70|
#  M2     |      5|     1|     6|      4|      0|   2|     11|     29|
#  Totals |      7|    18|    23|     17|      7|  12|     15|     99|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4806.94 (MB), peak = 5025.71 (MB)
#start 4th optimization iteration ...
#   number of violations = 79
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      1|    19|      0|    12|      8|  10|      5|     55|
#  M2     |      3|     1|      3|     7|      2|   3|      4|     23|
#  C1     |      1|     0|      0|     0|      0|   0|      0|      1|
#  Totals |      5|    20|      3|    19|     10|  13|      9|     79|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4804.94 (MB), peak = 5025.71 (MB)
#start 5th optimization iteration ...
#   number of violations = 84
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      1|    16|      3|    16|     12|   9|      4|     61|
#  M2     |      4|     1|      2|     5|      2|   2|      5|     21|
#  C1     |      2|     0|      0|     0|      0|   0|      0|      2|
#  Totals |      7|    17|      5|    21|     14|  11|      9|     84|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4807.82 (MB), peak = 5025.71 (MB)
#start 6th optimization iteration ...
#   number of violations = 78
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| MinStp| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |    15|      3|    13|     10|      3|  11|      3|     58|
#  M2     |     0|      4|     4|      1|      0|   3|      8|     20|
#  Totals |    15|      7|    17|     11|      3|  14|     11|     78|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4842.80 (MB), peak = 5151.63 (MB)
#start 7th optimization iteration ...
#   number of violations = 79
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      2|    18|      0|    17|     12|  10|      8|     67|
#  M2     |      3|     0|      3|     3|      0|   1|      1|     11|
#  C1     |      1|     0|      0|     0|      0|   0|      0|      1|
#  Totals |      6|    18|      3|    20|     12|  11|      9|     79|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4841.73 (MB), peak = 5151.63 (MB)
#start 8th optimization iteration ...
#   number of violations = 74
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      2|    18|      0|    14|     10|  11|      8|     63|
#  M2     |      3|     0|      3|     2|      0|   2|      1|     11|
#  Totals |      5|    18|      3|    16|     10|  13|      9|     74|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4834.20 (MB), peak = 5151.63 (MB)
#start 9th optimization iteration ...
#   number of violations = 68
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      1|    19|      0|    12|      8|  11|      8|     59|
#  M2     |      4|     0|      3|     1|      0|   0|      1|      9|
#  Totals |      5|    19|      3|    13|      8|  11|      9|     68|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4815.63 (MB), peak = 5151.63 (MB)
#start 10th optimization iteration ...
#   number of violations = 74
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    15|    12|     10|      4|  13|      6|     62|
#  M2     |      3|     0|     3|      1|      0|   0|      4|     11|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      5|    15|    15|     11|      4|  13|     11|     74|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4812.52 (MB), peak = 5151.63 (MB)
#start 11th optimization iteration ...
#   number of violations = 68
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      2|    15|      4|    12|     10|  12|      4|     59|
#  M2     |      3|     0|      0|     2|      0|   0|      4|      9|
#  Totals |      5|    15|      4|    14|     10|  12|      8|     68|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4844.67 (MB), peak = 5151.63 (MB)
#start 12th optimization iteration ...
#   number of violations = 73
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    13|     11|      4|  10|      5|     59|
#  M2     |      3|     0|     3|      0|      0|   1|      6|     13|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      5|    14|    16|     11|      4|  11|     12|     73|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4842.24 (MB), peak = 5151.63 (MB)
#start 13th optimization iteration ...
#   number of violations = 60
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| PinAcc| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |    17|      0|    10|      8|      3|   9|      4|     51|
#  M2     |     0|      3|     2|      0|      0|   0|      3|      8|
#  C1     |     0|      0|     0|      0|      0|   0|      1|      1|
#  Totals |    17|      3|    12|      8|      3|   9|      8|     60|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4839.32 (MB), peak = 5151.63 (MB)
#start 14th optimization iteration ...
#   number of violations = 64
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    18|    10|      8|      3|   9|      3|     52|
#  M2     |      3|     0|     2|      0|      0|   2|      4|     11|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      4|    18|    12|      8|      3|  11|      8|     64|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4830.52 (MB), peak = 5151.63 (MB)
#start 15th optimization iteration ...
#   number of violations = 70
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    17|    10|      8|      4|  10|      5|     55|
#  M2     |      4|     0|     3|      0|      0|   0|      5|     12|
#  C1     |      0|     0|     0|      0|      0|   0|      3|      3|
#  Totals |      5|    17|    13|      8|      4|  10|     13|     70|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4822.31 (MB), peak = 5151.63 (MB)
#start 16th optimization iteration ...
#   number of violations = 68
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      2|    16|      0|    14|     11|  11|      6|     60|
#  M2     |      2|     0|      3|     2|      0|   0|      1|      8|
#  Totals |      4|    16|      3|    16|     11|  11|      7|     68|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4827.05 (MB), peak = 5151.63 (MB)
#start 17th optimization iteration ...
#   number of violations = 67
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    14|    11|     10|      4|  13|      3|     56|
#  M2     |      3|     0|     2|      0|      0|   1|      5|     11|
#  Totals |      4|    14|    13|     10|      4|  14|      8|     67|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4832.89 (MB), peak = 5151.63 (MB)
#start 18th optimization iteration ...
#   number of violations = 62
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    17|     9|      8|      4|   8|      2|     50|
#  M2     |      3|     0|     2|      0|      0|   0|      5|     10|
#  C1     |      0|     0|     0|      0|      0|   0|      2|      2|
#  Totals |      5|    17|    11|      8|      4|   8|      9|     62|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4841.39 (MB), peak = 5151.63 (MB)
#start 19th optimization iteration ...
#   number of violations = 61
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    17|     9|      8|      4|   8|      1|     49|
#  M2     |      3|     0|     4|      0|      0|   0|      4|     11|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      5|    17|    13|      8|      4|   8|      6|     61|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4840.65 (MB), peak = 5151.63 (MB)
#start 20th optimization iteration ...
#   number of violations = 61
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    16|     9|      8|      4|   9|      2|     49|
#  M2     |      3|     0|     2|      0|      0|   1|      4|     10|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |      5|    16|    11|      8|      4|  10|      7|     61|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4836.12 (MB), peak = 5151.63 (MB)
#start 21th optimization iteration ...
#   number of violations = 69
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      4|    13|    15|     12|      3|  12|      3|     62|
#  M2     |      3|     0|     0|      0|      0|   0|      4|      7|
#  Totals |      7|    13|    15|     12|      3|  12|      7|     69|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4826.49 (MB), peak = 5151.63 (MB)
#start 22th optimization iteration ...
#   number of violations = 61
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    16|     9|      8|      4|  10|      3|     52|
#  M2     |      3|     0|     1|      0|      0|   0|      5|      9|
#  Totals |      5|    16|    10|      8|      4|  10|      8|     61|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4832.46 (MB), peak = 5151.63 (MB)
#start 23th optimization iteration ...
#   number of violations = 61
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    16|     9|      8|      4|   9|      2|     50|
#  M2     |      3|     0|     1|      0|      0|   0|      6|     10|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      5|    16|    10|      8|      4|   9|      9|     61|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4831.86 (MB), peak = 5151.63 (MB)
#start 24th optimization iteration ...
#   number of violations = 68
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| C2MCon| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    12|     10|      4|  10|      4|     56|
#  M2     |      4|     0|     1|      0|      0|   0|      6|     11|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      6|    14|    13|     10|      4|  10|     11|     68|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4831.91 (MB), peak = 5151.63 (MB)
#start 25th optimization iteration ...
#   number of violations = 58
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      3|    17|      0|    10|      8|  10|      5|     53|
#  M2     |      1|     0|      3|     1|      0|   0|      0|      5|
#  Totals |      4|    17|      3|    11|      8|  10|      5|     58|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4830.42 (MB), peak = 5151.63 (MB)
#start 26th optimization iteration ...
#   number of violations = 56
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      2|    18|      0|     9|      7|   9|      5|     50|
#  M2     |      1|     0|      3|     1|      0|   0|      1|      6|
#  Totals |      3|    18|      3|    10|      7|   9|      6|     56|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4824.93 (MB), peak = 5151.63 (MB)
#start 27th optimization iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      2|    18|      0|     7|      6|   7|      5|     45|
#  M2     |      2|     0|      3|     3|      0|   0|      1|      9|
#  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
#  Totals |      4|    18|      3|    10|      6|   7|      7|     55|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4816.27 (MB), peak = 5151.63 (MB)
#start 28th optimization iteration ...
#   number of violations = 64
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      3|    16|      2|    11|      9|  11|      4|     56|
#  M2     |      2|     0|      1|     0|      0|   0|      4|      7|
#  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
#  Totals |      5|    16|      3|    11|      9|  11|      9|     64|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4811.91 (MB), peak = 5151.63 (MB)
#start 29th optimization iteration ...
#   number of violations = 69
#
#  By Layer and Type:
#
#---------+-------+-------+------+------+-------+----+-------+-------+
#  -      | MetSpc| EOLSpc| Short| Color| EOLCol| Enc| Others| Totals|
#---------+-------+-------+------+------+-------+----+-------+-------+
#  M1     |      2|      0|    15|    10|      9|  11|      8|     55|
#  M2     |      4|      3|     0|     1|      0|   1|      3|     12|
#  C1     |      0|      1|     0|     0|      0|   0|      1|      2|
#  Totals |      6|      4|    15|    11|      9|  12|     12|     69|
#---------+-------+-------+------+------+-------+----+-------+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4810.32 (MB), peak = 5151.63 (MB)
#start 30th optimization iteration ...
#   number of violations = 65
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      2|    14|    11|     10|      4|  11|      3|     55|
#  M2     |      3|     0|     1|      0|      0|   0|      5|      9|
#  C1     |      0|     0|     0|      0|      0|   0|      1|      1|
#  Totals |      5|    14|    12|     10|      4|  11|      9|     65|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4812.59 (MB), peak = 5151.63 (MB)
#Complete Detail Routing.
#Total wire length = 12863 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 58 um.
#Total wire length on LAYER M2 = 1645 um.
#Total wire length on LAYER C1 = 3018 um.
#Total wire length on LAYER C2 = 4002 um.
#Total wire length on LAYER C3 = 2681 um.
#Total wire length on LAYER C4 = 1437 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21703
#Total number of multi-cut vias = 4823 ( 22.2%)
#Total number of single cut vias = 16880 ( 77.8%)
#Up-Via Summary (total 21703):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1421 ( 92.6%)       113 (  7.4%)       1534
# M2              6452 ( 75.9%)      2046 ( 24.1%)       8498
# C1              5562 ( 78.2%)      1548 ( 21.8%)       7110
# C2              2792 ( 76.7%)       850 ( 23.3%)       3642
# C3               613 ( 69.7%)       266 ( 30.3%)        879
# C4                40 (100.0%)         0 (  0.0%)         40
#-----------------------------------------------------------
#                16880 ( 77.8%)      4823 ( 22.2%)      21703 
#
#Total number of DRC violations = 65
#Cpu time = 00:06:49
#Elapsed time = 00:06:48
#Increased memory = 49.84 (MB)
#Total memory = 4812.59 (MB)
#Peak memory = 5151.63 (MB)
#
#start routing for process antenna violation fix ...
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      2|    14|      0|    11|     10|  11|      7|     55|
#  M2     |      3|     0|      6|     1|      0|   0|      2|     12|
#  C1     |      0|     0|      0|     0|      0|   0|      1|      1|
#  Totals |      5|    14|      6|    12|     10|  11|     10|     68|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4812.93 (MB), peak = 5151.63 (MB)
#
#Total wire length = 12863 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 58 um.
#Total wire length on LAYER M2 = 1645 um.
#Total wire length on LAYER C1 = 3018 um.
#Total wire length on LAYER C2 = 4002 um.
#Total wire length on LAYER C3 = 2681 um.
#Total wire length on LAYER C4 = 1437 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21703
#Total number of multi-cut vias = 4823 ( 22.2%)
#Total number of single cut vias = 16880 ( 77.8%)
#Up-Via Summary (total 21703):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1421 ( 92.6%)       113 (  7.4%)       1534
# M2              6452 ( 75.9%)      2046 ( 24.1%)       8498
# C1              5562 ( 78.2%)      1548 ( 21.8%)       7110
# C2              2792 ( 76.7%)       850 ( 23.3%)       3642
# C3               613 ( 69.7%)       266 ( 30.3%)        879
# C4                40 (100.0%)         0 (  0.0%)         40
#-----------------------------------------------------------
#                16880 ( 77.8%)      4823 ( 22.2%)      21703 
#
#Total number of DRC violations = 68
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#
#Total wire length = 12863 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 58 um.
#Total wire length on LAYER M2 = 1645 um.
#Total wire length on LAYER C1 = 3018 um.
#Total wire length on LAYER C2 = 4002 um.
#Total wire length on LAYER C3 = 2681 um.
#Total wire length on LAYER C4 = 1437 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21703
#Total number of multi-cut vias = 4823 ( 22.2%)
#Total number of single cut vias = 16880 ( 77.8%)
#Up-Via Summary (total 21703):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1421 ( 92.6%)       113 (  7.4%)       1534
# M2              6452 ( 75.9%)      2046 ( 24.1%)       8498
# C1              5562 ( 78.2%)      1548 ( 21.8%)       7110
# C2              2792 ( 76.7%)       850 ( 23.3%)       3642
# C3               613 ( 69.7%)       266 ( 30.3%)        879
# C4                40 (100.0%)         0 (  0.0%)         40
#-----------------------------------------------------------
#                16880 ( 77.8%)      4823 ( 22.2%)      21703 
#
#Total number of DRC violations = 68
#Total number of process antenna violations = 0
#Total number of net violated process antenna rule = 0
#
#detailRoute Statistics:
#Cpu time = 00:06:50
#Elapsed time = 00:06:49
#Increased memory = 50.19 (MB)
#Total memory = 4812.93 (MB)
#Peak memory = 5151.63 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:53
#Elapsed time = 00:06:52
#Increased memory = 19.31 (MB)
#Total memory = 4734.13 (MB)
#Peak memory = 5151.63 (MB)
#Number of warnings = 45
#Total number of warnings = 365
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Wed May 28 17:52:23 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  globalDetailRoute      | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Global Routing         | 00:00:00|     00:00:00|         1.0|
#  Track Assignment       | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:06:49|     00:06:48|         1.0|
#  Antenna Fixing         | 00:00:01|     00:00:01|         1.0|
#  Entire Command         | 00:06:53|     00:06:52|         1.0|
#-------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:06:53.5/0:06:52.3 (1.0), totSession cpu/real = 1:14:30.9/1:20:34.2 (0.9), mem = 5186.5M
**optDesign ... cpu = 0:15:10, real = 0:15:11, mem = 4733.1M, totSessionCpu=1:14:31 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #12 PostEcoSummary
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:52:24 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4726.96 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Wed May 28 17:52:24 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4735.38 (MB), peak = 5151.63 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 4744.19 (MB), peak = 5151.63 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4744.19 (MB)
#Peak memory = 5151.63 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 3478 nets were built. 3 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    18.53 (MB), total memory =  4762.79 (MB), peak memory =  5151.63 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4754.62 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 9920 Res, 4469 Ground Cap, 5 XCap (Edge to Edge)
#RC V/H edge ratio: 0.16, Avg V/H Edge Length: 971.97 (3340), Avg L-Edge Length: 3220.12 (5353)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 13416 nodes, 9938 edges, and 14 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4751.16 (MB), peak = 5151.63 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5224.137M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_qfq0CN.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 5224.137M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:08
#Increased memory = 15.84 (MB)
#Total memory = 4751.22 (MB)
#Peak memory = 5151.63 (MB)
#
#3 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(62675715)
#Finish Net Signature in MT(89830764)
#Finish SNet Signature in MT (142021973)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4726.37 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.78 (MB), total memory =  4726.36 (MB), peak memory =  5151.63 (MB)
**optDesign ... cpu = 0:15:19, real = 0:15:21, mem = 4726.4M, totSessionCpu=1:14:40 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4206.49)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 3478
AAE_INFO-618: Total number of nets in the design is 3480,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4215.26 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4215.26 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5276.1M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5276.1M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4215.11)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3478. 
Total number of fetched objects 3478
AAE_INFO-618: Total number of nets in the design is 3480,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4217.13 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4217.13 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.1 real=0:00:07.0 totSessionCpu=1:14:44 mem=5255.3M)
** INFO: Initializing Glitch Interface

** INFO: Initializing Glitch Interface

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.140  | 49.379  | 49.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------
**optDesign ... cpu = 0:15:24, real = 0:15:28, mem = 4218.0M, totSessionCpu=1:14:44 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
GigaOpt: LEF-safe TNS opt is disabled in the current flow
**INFO: flowCheckPoint #13 OptimizationRecovery
Running postRoute recovery in postEcoRoute mode
**optDesign ... cpu = 0:15:24, real = 0:15:28, mem = 4218.0M, totSessionCpu=1:14:44 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=5222.68M, totSessionCpu=1:14:44).
**optDesign ... cpu = 0:15:24, real = 0:15:28, mem = 4218.0M, totSessionCpu=1:14:44 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #14 FinalSummary
<optDesign CMD> Restore Using all VT Cells
OPTC: user 20.0
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:15:24, real = 0:15:29, mem = 4217.6M, totSessionCpu=1:14:45 **

Saving timing graph ...
Done save timing graph
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4239.54)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Total number of fetched objects 3478
AAE_INFO-618: Total number of nets in the design is 3480,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4248.76 CPU=0:00:00.7 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4248.76 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5267.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5267.2M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4212.6)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3478. 
Total number of fetched objects 3478
AAE_INFO-618: Total number of nets in the design is 3480,  0.3 percent of the nets selected for SI analysis
End delay calculation. (MEM=4213.07 CPU=0:00:00.0 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4213.07 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.6 real=0:00:06.0 totSessionCpu=1:14:49 mem=5248.5M)
Restoring timing graph ...
AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
Done restore timing graph
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.140  | 49.379  | 49.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |    49.142 | 49.142 |   0 |        9.88 |            |              |                |               | 0:00:14  |        5090 |    0 |   0 |
| hold_fixing        |           | 49.142 |   0 |       17.21 |       0.15 |         0.14 |           0.00 |          0.01 | 0:00:04  |        5173 |      |     |
| pre_route_summary  |    49.142 | 49.142 |   0 |       10.14 |            |              |                |               | 0:00:01  |        5157 |    0 |   0 |
| eco_route          |           |        |     |             |            |              |                |               | 0:06:52  |        5170 |      |     |
| post_route_summary |    49.140 | 49.140 |   0 |       10.14 |            |              |                |               | 0:00:07  |        5222 |    0 |   0 |
| final_summary      |    49.379 | 49.140 |   0 |       10.14 |            |              |                |               | 0:00:13  |        5259 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**optDesign ... cpu = 0:15:32, real = 0:15:42, mem = 4741.7M, totSessionCpu=1:14:53 **
 ReSet Options after AAE Based Opt flow 
*** Finished optDesign ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute_hold
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPOPT-306           1  Found placement violations in the postRo...
WARNING   NRAG-44              1  Track pitch is too small compared with l...
WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
*** Message Summary: 66 warning(s), 0 error(s)

*** optDesign #2 [finish] () : cpu/real = 0:15:32.7/0:15:42.4 (1.0), totSession cpu/real = 1:14:53.2/1:21:05.8 (0.9), mem = 5251.4M
<CMD> zoomBox -43.61800 -41.86500 143.77500 125.35500
<CMD> zoomBox -29.65500 -35.41200 129.62900 106.72500
<CMD> zoomBox -17.78700 -29.92700 117.60500 90.89000
<CMD> zoomBox -7.67300 -25.26500 107.41100 77.43000
<CMD> timeDesign -postRoute -setup
*** timeDesign #10 [begin] () : totSession cpu/real = 3:46:43.8/14:26:12.2 (0.3), mem = 5251.4M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(62675715)
#Finish Net Signature in MT(89830764)
#Finish SNet Signature in MT (142021973)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =  -130.27 (MB), total memory =  4612.21 (MB), peak memory =  5151.63 (MB)
The design is extracted. Skipping TQuantus.

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.140  | 49.379  | 49.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 1.71 sec
Total Real time: 5.0 sec
Total Memory Usage: 5136.738281 Mbytes
Reset AAE Options
*** timeDesign #10 [finish] () : cpu/real = 0:00:01.7/0:00:04.3 (0.4), totSession cpu/real = 3:46:45.4/14:26:16.5 (0.3), mem = 5136.7M
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 29 06:58:11 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN1850_PKT_LD: has regular routing with opens.
Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.

Begin Summary 
    3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    3 total info(s) created.
End Summary

End Time: Thu May 29 06:58:11 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 3 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5140.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 61 Viols.

 Violation Summary By Layer and Type:

	          Short    Color      Enc   EOLCol   MetSpc   CutSpc   C2MCon   EOLSpc   Totals
	M1           14       11        0       10        2        0        0        0       37
	V1            0        0       11        0        0        4        3        0       18
	M2            0        1        0        0        3        0        0        2        6
	Totals       14       12       11       10        5        4        3        2       61

 *** End Verify DRC (CPU TIME: 0:00:02.8  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***

<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              30
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                142021973
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=05/29 06:58:30, mem=4572.0M)

detailRoute -fix_drc

#Start detailRoute on Thu May 29 06:58:30 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Thu May 29 06:58:30 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4573.45 (MB), peak = 5151.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4578.02 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#36 out of 5736 (0.63%) instances are not legally placed.
#666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#58 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4578.02 (MB)
#Peak memory = 5151.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 131
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Others| Totals|
#---------+-------+------+-------+------+-------+----+-------+-------+
#  M1     |      4|    28|      0|    22|     20|  22|     14|    110|
#  M2     |      6|     0|      9|     2|      0|   0|      4|     21|
#  Totals |     10|    28|      9|    24|     20|  22|     18|    131|
#---------+-------+------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4582.65 (MB), peak = 5151.63 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 78
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    23|    11|      9|      6|  10|      4|     64|
#  M2     |      4|     0|     2|      0|      0|   0|      6|     12|
#  C1     |      1|     0|     0|      0|      0|   0|      1|      2|
#  Totals |      6|    23|    13|      9|      6|  10|     11|     78|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4579.24 (MB), peak = 5151.63 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 68
#
#  By Layer and Type:
#
#---------+-------+------+------+-------+-------+----+-------+-------+
#  -      | MetSpc| Short| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+-------+------+------+-------+-------+----+-------+-------+
#  M1     |      1|    22|    11|      8|      3|   9|      5|     59|
#  M2     |      3|     0|     0|      0|      0|   1|      5|      9|
#  Totals |      4|    22|    11|      8|      3|  10|     10|     68|
#---------+-------+------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4577.45 (MB), peak = 5151.63 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| PinAcc| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |    20|      0|     9|      6|      2|   6|      6|     49|
#  M2     |     0|      3|     0|      0|      0|   1|      2|      6|
#  Totals |    20|      3|     9|      6|      2|   7|      8|     55|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4576.66 (MB), peak = 5151.63 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+------+-------+------+-------+-------+----+-------+-------+
#  -      | Short| PinAcc| Color| EOLCol| CutSpc| Enc| Others| Totals|
#---------+------+-------+------+-------+-------+----+-------+-------+
#  M1     |    19|      0|     8|      6|      3|   8|      4|     48|
#  M2     |     0|      3|     1|      0|      0|   0|      3|      7|
#  Totals |    19|      3|     9|      6|      3|   8|      7|     55|
#---------+------+-------+------+-------+-------+----+-------+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4576.70 (MB), peak = 5151.63 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 51
#
#  By Layer and Type:
#
#---------+------+-------+-------+------+-------+----+-------+-------+
#  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+------+-------+-------+------+-------+----+-------+-------+
#  M1     |    17|      0|      2|     9|      8|   7|      3|     46|
#  M2     |     0|      3|      0|     0|      0|   0|      2|      5|
#  Totals |    17|      3|      2|     9|      8|   7|      5|     51|
#---------+------+-------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4576.97 (MB), peak = 5151.63 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 48
#
#  By Layer and Type:
#
#---------+------+-------+-------+------+-------+----+-------+-------+
#  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+------+-------+-------+------+-------+----+-------+-------+
#  M1     |    17|      0|      2|     8|      7|   6|      3|     43|
#  M2     |     0|      3|      0|     0|      0|   0|      2|      5|
#  Totals |    17|      3|      2|     8|      7|   6|      5|     48|
#---------+------+-------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:20, elapsed time = 00:00:20, memory = 4590.58 (MB), peak = 5151.63 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 48
#
#  By Layer and Type:
#
#---------+------+-------+-------+------+-------+----+-------+-------+
#  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+------+-------+-------+------+-------+----+-------+-------+
#  M1     |    17|      0|      2|     8|      7|   6|      3|     43|
#  M2     |     0|      3|      0|     0|      0|   0|      2|      5|
#  Totals |    17|      3|      2|     8|      7|   6|      5|     48|
#---------+------+-------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4589.47 (MB), peak = 5151.63 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 48
#
#  By Layer and Type:
#
#---------+------+-------+-------+------+-------+----+-------+-------+
#  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+------+-------+-------+------+-------+----+-------+-------+
#  M1     |    17|      0|      2|     8|      7|   7|      3|     44|
#  M2     |     0|      3|      0|     1|      0|   0|      0|      4|
#  Totals |    17|      3|      2|     9|      7|   7|      3|     48|
#---------+------+-------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4586.98 (MB), peak = 5151.63 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 44
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    18|      0|      2|     8|      6|   5|     40|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    18|      3|      2|     9|      6|   5|     44|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4585.52 (MB), peak = 5151.63 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 44
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    18|      0|      2|     8|      6|   5|     40|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    18|      3|      2|     9|      6|   5|     44|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4584.76 (MB), peak = 5151.63 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 44
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    18|      0|      2|     8|      6|   5|     40|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    18|      3|      2|     9|      6|   5|     44|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4584.68 (MB), peak = 5151.63 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 44
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    18|      0|      2|     8|      6|   5|     40|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    18|      3|      2|     9|      6|   5|     44|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4594.64 (MB), peak = 5151.63 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 44
#
#  By Layer and Type:
#
#---------+------+-------+-------+------+-------+----+-------+-------+
#  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+------+-------+-------+------+-------+----+-------+-------+
#  M1     |    19|      0|      1|     7|      5|   6|      2|     40|
#  M2     |     0|      3|      0|     1|      0|   0|      0|      4|
#  Totals |    19|      3|      1|     8|      5|   6|      2|     44|
#---------+------+-------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4593.59 (MB), peak = 5151.63 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 44
#
#  By Layer and Type:
#
#---------+------+-------+-------+------+-------+----+-------+-------+
#  -      | Short| PinAcc| MinStp| Color| EOLCol| Enc| Others| Totals|
#---------+------+-------+-------+------+-------+----+-------+-------+
#  M1     |    19|      0|      1|     7|      5|   6|      2|     40|
#  M2     |     0|      3|      0|     1|      0|   0|      0|      4|
#  Totals |    19|      3|      1|     8|      5|   6|      2|     44|
#---------+------+-------+-------+------+-------+----+-------+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4593.50 (MB), peak = 5151.63 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4590.94 (MB), peak = 5151.63 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4590.12 (MB), peak = 5151.63 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4604.83 (MB), peak = 5151.63 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4603.41 (MB), peak = 5151.63 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4602.05 (MB), peak = 5151.63 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4599.58 (MB), peak = 5151.63 (MB)
#start 21th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| MinStp| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+-------+------+-------+----+-------+
#  M1     |      1|    19|      0|      1|     7|      5|   5|     38|
#  M2     |      0|     0|      3|      0|     1|      0|   0|      4|
#  Totals |      1|    19|      3|      1|     8|      5|   5|     42|
#---------+-------+------+-------+-------+------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4597.98 (MB), peak = 5151.63 (MB)
#start 22th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      0|     7|      4|      1|   4|     37|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    20|      3|     9|      4|      1|   4|     42|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4598.00 (MB), peak = 5151.63 (MB)
#start 23th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4598.01 (MB), peak = 5151.63 (MB)
#start 24th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4597.85 (MB), peak = 5151.63 (MB)
#start 25th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4597.27 (MB), peak = 5151.63 (MB)
#start 26th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4596.70 (MB), peak = 5151.63 (MB)
#start 27th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4593.03 (MB), peak = 5151.63 (MB)
#start 28th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4590.66 (MB), peak = 5151.63 (MB)
#start 29th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4590.61 (MB), peak = 5151.63 (MB)
#start 30th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    20|      0|     6|      4|      2|   4|     37|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    20|      3|     8|      4|      2|   4|     42|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4593.31 (MB), peak = 5151.63 (MB)
#Complete Detail Routing.
#Total wire length = 12860 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 58 um.
#Total wire length on LAYER M2 = 1649 um.
#Total wire length on LAYER C1 = 3023 um.
#Total wire length on LAYER C2 = 4002 um.
#Total wire length on LAYER C3 = 2672 um.
#Total wire length on LAYER C4 = 1435 um.
#Total wire length on LAYER C5 = 22 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21666
#Total number of multi-cut vias = 4823 ( 22.3%)
#Total number of single cut vias = 16843 ( 77.7%)
#Up-Via Summary (total 21666):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1421 ( 92.6%)       113 (  7.4%)       1534
# M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
# C1              5552 ( 78.2%)      1548 ( 21.8%)       7100
# C2              2770 ( 76.5%)       850 ( 23.5%)       3620
# C3               607 ( 69.5%)       266 ( 30.5%)        873
# C4                40 (100.0%)         0 (  0.0%)         40
#-----------------------------------------------------------
#                16843 ( 77.7%)      4823 ( 22.3%)      21666 
#
#Total number of DRC violations = 42
#Cpu time = 00:06:22
#Elapsed time = 00:06:21
#Increased memory = 24.60 (MB)
#Total memory = 4593.31 (MB)
#Peak memory = 5151.63 (MB)
#
#detailRoute statistics:
#Cpu time = 00:06:23
#Elapsed time = 00:06:22
#Increased memory = -43.87 (MB)
#Total memory = 4528.09 (MB)
#Peak memory = 5151.63 (MB)
#Number of warnings = 34
#Total number of warnings = 437
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu May 29 07:04:52 2025
#
#% End detailRoute (date=05/29 07:04:52, total cpu=0:06:23, real=0:06:22, peak res=4991.2M, current mem=4526.6M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Detail Routing         | 00:06:21|     00:06:19|         1.0|
#  Entire Command         | 00:06:23|     00:06:22|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> zoomBox 11.15800 -7.50600 71.24200 46.11000
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5116.3) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 40 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   CutSpc   MetSpc   Totals
	M1           21        6        4        0        0        1       32
	V1            0        0        0        4        2        0        6
	M2            0        2        0        0        0        0        2
	Totals       21        8        4        4        2        1       40

 *** End Verify DRC (CPU TIME: 0:00:02.8  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***

<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              30
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                142021973
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=05/29 07:08:09, mem=4529.9M)

detailRoute -fix_drc

#Start detailRoute on Thu May 29 07:08:09 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Thu May 29 07:08:09 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4531.06 (MB), peak = 5151.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4535.75 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#36 out of 5736 (0.63%) instances are not legally placed.
#666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#58 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4535.75 (MB)
#Peak memory = 5151.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 85
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      2|    41|      0|    12|      8|      4|   8|     75|
#  M2     |      0|     0|      6|     4|      0|      0|   0|     10|
#  Totals |      2|    41|      6|    16|      8|      4|   8|     85|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4539.82 (MB), peak = 5151.63 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 60
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      2|    34|      0|     8|      4|      2|   4|     54|
#  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
#  Totals |      2|    34|      3|    11|      4|      2|   4|     60|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4540.09 (MB), peak = 5151.63 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 56
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    31|      0|     8|      4|      2|   4|     50|
#  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
#  Totals |      1|    31|      3|    11|      4|      2|   4|     56|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4540.39 (MB), peak = 5151.63 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 56
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    31|      0|     8|      4|      2|   4|     50|
#  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
#  Totals |      1|    31|      3|    11|      4|      2|   4|     56|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4540.53 (MB), peak = 5151.63 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 53
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
#  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
#  Totals |      1|    28|      3|    11|      4|      2|   4|     53|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4540.42 (MB), peak = 5151.63 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 53
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
#  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
#  Totals |      1|    28|      3|    11|      4|      2|   4|     53|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4540.80 (MB), peak = 5151.63 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 53
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
#  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
#  Totals |      1|    28|      3|    11|      4|      2|   4|     53|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 4541.41 (MB), peak = 5151.63 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 54
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
#  M2     |      0|     0|      3|     4|      0|      0|   0|      7|
#  Totals |      1|    28|      3|    12|      4|      2|   4|     54|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4540.62 (MB), peak = 5151.63 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 53
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    28|      0|     8|      4|      2|   4|     47|
#  M2     |      0|     0|      3|     3|      0|      0|   0|      6|
#  Totals |      1|    28|      3|    11|      4|      2|   4|     53|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4540.82 (MB), peak = 5151.63 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 50
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    27|      0|     9|      4|   4|     45|
#  M2     |      0|     0|      3|     2|      0|   0|      5|
#  Totals |      1|    27|      3|    11|      4|   4|     50|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:10, elapsed time = 00:00:10, memory = 4540.94 (MB), peak = 5151.63 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 50
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    27|      0|     9|      4|   4|     45|
#  M2     |      0|     0|      3|     2|      0|   0|      5|
#  Totals |      1|    27|      3|    11|      4|   4|     50|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4540.82 (MB), peak = 5151.63 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 50
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    27|      0|     9|      4|   4|     45|
#  M2     |      0|     0|      3|     2|      0|   0|      5|
#  Totals |      1|    27|      3|    11|      4|   4|     50|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4541.21 (MB), peak = 5151.63 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 50
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    27|      0|     9|      4|   4|     45|
#  M2     |      0|     0|      3|     2|      0|   0|      5|
#  Totals |      1|    27|      3|    11|      4|   4|     50|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4541.51 (MB), peak = 5151.63 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    24|      0|     9|      4|   4|     42|
#  M2     |      0|     0|      3|     2|      0|   0|      5|
#  Totals |      1|    24|      3|    11|      4|   4|     47|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4540.79 (MB), peak = 5151.63 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4540.79 (MB), peak = 5151.63 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4541.01 (MB), peak = 5151.63 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4541.17 (MB), peak = 5151.63 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4553.98 (MB), peak = 5151.63 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4554.13 (MB), peak = 5151.63 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4552.71 (MB), peak = 5151.63 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4552.65 (MB), peak = 5151.63 (MB)
#start 21th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4551.97 (MB), peak = 5151.63 (MB)
#start 22th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     8|      4|      1|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|    10|      4|      1|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4552.11 (MB), peak = 5151.63 (MB)
#start 23th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     7|      4|      2|   4|     42|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    24|      3|     9|      4|      2|   4|     47|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4552.20 (MB), peak = 5151.63 (MB)
#start 24th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     7|      4|      2|   4|     40|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    22|      3|     9|      4|      2|   4|     45|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4552.47 (MB), peak = 5151.63 (MB)
#start 25th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     7|      4|      2|   4|     40|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    22|      3|     9|      4|      2|   4|     45|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4551.83 (MB), peak = 5151.63 (MB)
#start 26th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     7|      4|      2|   4|     40|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    22|      3|     9|      4|      2|   4|     45|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4551.72 (MB), peak = 5151.63 (MB)
#start 27th fixing drc iteration ...
#   number of violations = 43
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     6|      3|      2|   3|     38|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    23|      3|     8|      3|      2|   3|     43|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4551.07 (MB), peak = 5151.63 (MB)
#start 28th fixing drc iteration ...
#   number of violations = 43
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     6|      3|      2|   3|     38|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    23|      3|     8|      3|      2|   3|     43|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4548.50 (MB), peak = 5151.63 (MB)
#start 29th fixing drc iteration ...
#   number of violations = 43
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     6|      3|      2|   3|     38|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    23|      3|     8|      3|      2|   3|     43|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4547.91 (MB), peak = 5151.63 (MB)
#start 30th fixing drc iteration ...
#   number of violations = 43
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     6|      3|      2|   3|     38|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    23|      3|     8|      3|      2|   3|     43|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4548.47 (MB), peak = 5151.63 (MB)
#Complete Detail Routing.
#Total wire length = 12859 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 59 um.
#Total wire length on LAYER M2 = 1647 um.
#Total wire length on LAYER C1 = 3023 um.
#Total wire length on LAYER C2 = 4002 um.
#Total wire length on LAYER C3 = 2672 um.
#Total wire length on LAYER C4 = 1435 um.
#Total wire length on LAYER C5 = 22 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21672
#Total number of multi-cut vias = 4823 ( 22.3%)
#Total number of single cut vias = 16849 ( 77.7%)
#Up-Via Summary (total 21672):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1423 ( 92.6%)       113 (  7.4%)       1536
# M2              6451 ( 75.9%)      2046 ( 24.1%)       8497
# C1              5559 ( 78.2%)      1548 ( 21.8%)       7107
# C2              2767 ( 76.5%)       850 ( 23.5%)       3617
# C3               609 ( 69.6%)       266 ( 30.4%)        875
# C4                40 (100.0%)         0 (  0.0%)         40
#-----------------------------------------------------------
#                16849 ( 77.7%)      4823 ( 22.3%)      21672 
#
#Total number of DRC violations = 43
#Cpu time = 00:06:22
#Elapsed time = 00:06:21
#Increased memory = 22.11 (MB)
#Total memory = 4548.47 (MB)
#Peak memory = 5151.63 (MB)
#
#detailRoute statistics:
#Cpu time = 00:06:23
#Elapsed time = 00:06:21
#Increased memory = 5.55 (MB)
#Total memory = 4535.43 (MB)
#Peak memory = 5151.63 (MB)
#Number of warnings = 34
#Total number of warnings = 478
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu May 29 07:14:30 2025
#
#% End detailRoute (date=05/29 07:14:30, total cpu=0:06:23, real=0:06:21, peak res=4927.0M, current mem=4534.8M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Detail Routing         | 00:06:20|     00:06:19|         1.0|
#  Entire Command         | 00:06:23|     00:06:22|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> pan -0.12500 -18.78900
<CMD> zoomBox 5.22900 -10.27200 75.91800 52.80700
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5123.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 38 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   CutSpc   MetSpc   Totals
	M1           22        5        3        0        0        1       31
	V1            0        0        0        3        2        0        5
	M2            0        2        0        0        0        0        2
	Totals       22        7        3        3        2        1       38

 *** End Verify DRC (CPU TIME: 0:00:02.7  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***

<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              30
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                142021973
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=05/29 07:14:52, mem=4539.0M)

detailRoute -fix_drc

#Start detailRoute on Thu May 29 07:14:52 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Thu May 29 07:14:53 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4540.70 (MB), peak = 5151.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4545.27 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#36 out of 5736 (0.63%) instances are not legally placed.
#666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#58 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4545.27 (MB)
#Peak memory = 5151.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 83
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      2|    44|      0|    11|      6|      4|   6|     73|
#  M2     |      0|     0|      6|     4|      0|      0|   0|     10|
#  Totals |      2|    44|      6|    15|      6|      4|   6|     83|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4549.34 (MB), peak = 5151.63 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 67
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      2|    41|      0|     7|      3|      4|   3|     60|
#  M2     |      0|     0|      3|     4|      0|      0|   0|      7|
#  Totals |      2|    41|      3|    11|      3|      4|   3|     67|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4549.43 (MB), peak = 5151.63 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 58
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    33|      0|     7|      3|      4|   3|     51|
#  M2     |      0|     0|      3|     4|      0|      0|   0|      7|
#  Totals |      1|    33|      3|    11|      3|      4|   3|     58|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4549.54 (MB), peak = 5151.63 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 51
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      2|    29|      0|     7|      3|      2|   3|     46|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      2|    29|      3|     9|      3|      2|   3|     51|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4549.82 (MB), peak = 5151.63 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    28|      0|     7|      3|      2|   3|     44|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    28|      3|     9|      3|      2|   3|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4549.79 (MB), peak = 5151.63 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    28|      0|     7|      3|      2|   3|     44|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    28|      3|     9|      3|      2|   3|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4550.09 (MB), peak = 5151.63 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 48
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    27|      0|     7|      3|      2|   3|     43|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    27|      3|     9|      3|      2|   3|     48|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4550.62 (MB), peak = 5151.63 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     8|      3|   3|     41|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     9|      3|   3|     45|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4550.02 (MB), peak = 5151.63 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     8|      3|   3|     41|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     9|      3|   3|     45|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4549.77 (MB), peak = 5151.63 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     8|      3|   3|     41|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     9|      3|   3|     45|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4550.03 (MB), peak = 5151.63 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     8|      3|   3|     41|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     9|      3|   3|     45|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4550.06 (MB), peak = 5151.63 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     8|      3|   3|     41|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     9|      3|   3|     45|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4550.21 (MB), peak = 5151.63 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     8|      3|   3|     41|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     9|      3|   3|     45|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4550.66 (MB), peak = 5151.63 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     8|      3|   3|     41|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     9|      3|   3|     45|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4550.02 (MB), peak = 5151.63 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 45
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     8|      3|   3|     41|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     9|      3|   3|     45|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4549.27 (MB), peak = 5151.63 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    24|      0|     5|      3|   3|     36|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    24|      3|     6|      3|   3|     40|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4549.69 (MB), peak = 5151.63 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    24|      0|     5|      3|   3|     36|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    24|      3|     6|      3|   3|     40|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4550.03 (MB), peak = 5151.63 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    24|      0|     5|      3|   3|     36|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    24|      3|     6|      3|   3|     40|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4558.80 (MB), peak = 5151.63 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    24|      0|     5|      3|   3|     36|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    24|      3|     6|      3|   3|     40|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4558.84 (MB), peak = 5151.63 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    24|      0|     5|      3|   3|     36|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    24|      3|     6|      3|   3|     40|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4557.70 (MB), peak = 5151.63 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    24|      0|     4|      3|      1|   3|     36|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    24|      3|     5|      3|      1|   3|     40|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4557.34 (MB), peak = 5151.63 (MB)
#start 21th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4556.65 (MB), peak = 5151.63 (MB)
#start 22th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4555.86 (MB), peak = 5151.63 (MB)
#start 23th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4555.44 (MB), peak = 5151.63 (MB)
#start 24th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4555.61 (MB), peak = 5151.63 (MB)
#start 25th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4555.06 (MB), peak = 5151.63 (MB)
#start 26th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4554.90 (MB), peak = 5151.63 (MB)
#start 27th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4555.16 (MB), peak = 5151.63 (MB)
#start 28th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4554.06 (MB), peak = 5151.63 (MB)
#start 29th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4554.36 (MB), peak = 5151.63 (MB)
#start 30th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    23|      0|     4|      3|      1|   3|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    23|      3|     5|      3|      1|   3|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4554.61 (MB), peak = 5151.63 (MB)
#Complete Detail Routing.
#Total wire length = 12861 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 58 um.
#Total wire length on LAYER M2 = 1648 um.
#Total wire length on LAYER C1 = 3021 um.
#Total wire length on LAYER C2 = 4003 um.
#Total wire length on LAYER C3 = 2675 um.
#Total wire length on LAYER C4 = 1435 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21664
#Total number of multi-cut vias = 4823 ( 22.3%)
#Total number of single cut vias = 16841 ( 77.7%)
#Up-Via Summary (total 21664):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1423 ( 92.6%)       113 (  7.4%)       1536
# M2              6450 ( 75.9%)      2046 ( 24.1%)       8496
# C1              5554 ( 78.2%)      1548 ( 21.8%)       7102
# C2              2768 ( 76.5%)       850 ( 23.5%)       3618
# C3               608 ( 69.6%)       266 ( 30.4%)        874
# C4                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                16841 ( 77.7%)      4823 ( 22.3%)      21664 
#
#Total number of DRC violations = 39
#Cpu time = 00:06:07
#Elapsed time = 00:06:06
#Increased memory = 18.61 (MB)
#Total memory = 4554.61 (MB)
#Peak memory = 5151.63 (MB)
#
#detailRoute statistics:
#Cpu time = 00:06:08
#Elapsed time = 00:06:07
#Increased memory = 1.39 (MB)
#Total memory = 4540.38 (MB)
#Peak memory = 5151.63 (MB)
#Number of warnings = 34
#Total number of warnings = 519
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu May 29 07:20:59 2025
#
#% End detailRoute (date=05/29 07:20:59, total cpu=0:06:08, real=0:06:07, peak res=4929.5M, current mem=4539.3M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.1|
#  Detail Routing         | 00:06:05|     00:06:04|         1.0|
#  Entire Command         | 00:06:08|     00:06:07|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5133.0) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 36 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
	M1           22        5        3        0        1        0       31
	V1            0        0        0        3        0        1        4
	M2            0        1        0        0        0        0        1
	Totals       22        6        3        3        1        1       36

 *** End Verify DRC (CPU TIME: 0:00:02.7  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***

<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              30
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                142021973
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=05/29 07:23:46, mem=4542.7M)

detailRoute -fix_drc

#Start detailRoute on Thu May 29 07:23:46 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Thu May 29 07:23:47 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4541.75 (MB), peak = 5151.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4546.32 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#36 out of 5736 (0.63%) instances are not legally placed.
#666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#58 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4546.32 (MB)
#Peak memory = 5151.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 77
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      2|    44|      0|     9|      6|      2|   6|     69|
#  M2     |      0|     0|      6|     2|      0|      0|   0|      8|
#  Totals |      2|    44|      6|    11|      6|      2|   6|     77|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4550.43 (MB), peak = 5151.63 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 58
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      2|    38|      0|     5|      3|      2|   3|     53|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      2|    38|      3|     7|      3|      2|   3|     58|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4550.83 (MB), peak = 5151.63 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    36|      0|     5|      3|      2|   3|     50|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    36|      3|     7|      3|      2|   3|     55|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4550.98 (MB), peak = 5151.63 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 48
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    31|      0|     6|      3|   3|     44|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    31|      3|     7|      3|   3|     48|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4551.27 (MB), peak = 5151.63 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 48
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    31|      0|     6|      3|   3|     44|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    31|      3|     7|      3|   3|     48|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4551.19 (MB), peak = 5151.63 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 48
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    31|      0|     6|      3|   3|     44|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    31|      3|     7|      3|   3|     48|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4551.77 (MB), peak = 5151.63 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    30|      0|     6|      3|   3|     43|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    30|      3|     7|      3|   3|     47|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:23, elapsed time = 00:00:23, memory = 4552.21 (MB), peak = 5151.63 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 47
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    30|      0|     6|      3|   3|     43|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    30|      3|     7|      3|   3|     47|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4551.62 (MB), peak = 5151.63 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 46
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    29|      0|     6|      3|   3|     42|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    29|      3|     7|      3|   3|     46|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:07, elapsed time = 00:00:07, memory = 4551.48 (MB), peak = 5151.63 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 46
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    29|      0|     6|      3|   3|     42|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    29|      3|     7|      3|   3|     46|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4551.75 (MB), peak = 5151.63 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 46
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    29|      0|     6|      3|   3|     42|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    29|      3|     7|      3|   3|     46|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4551.74 (MB), peak = 5151.63 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 46
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    29|      0|     6|      3|   3|     42|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    29|      3|     7|      3|   3|     46|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4551.89 (MB), peak = 5151.63 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 46
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    29|      0|     6|      3|   3|     42|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    29|      3|     7|      3|   3|     46|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4552.34 (MB), peak = 5151.63 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 46
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    29|      0|     6|      3|   3|     42|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    29|      3|     7|      3|   3|     46|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4551.62 (MB), peak = 5151.63 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 46
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    29|      0|     6|      3|   3|     42|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    29|      3|     7|      3|   3|     46|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4551.45 (MB), peak = 5151.63 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     5|      3|   3|     38|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     6|      3|   3|     42|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4551.67 (MB), peak = 5151.63 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     5|      3|   3|     38|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     6|      3|   3|     42|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4552.05 (MB), peak = 5151.63 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     5|      3|   3|     38|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     6|      3|   3|     42|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:18, memory = 4563.22 (MB), peak = 5151.63 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 42
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    26|      0|     5|      3|   3|     38|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    26|      3|     6|      3|   3|     42|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4563.32 (MB), peak = 5151.63 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    24|      0|     5|      3|   3|     36|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    24|      3|     6|      3|   3|     40|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4562.68 (MB), peak = 5151.63 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    25|      0|     5|      2|   2|     35|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    25|      3|     6|      2|   2|     39|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4561.33 (MB), peak = 5151.63 (MB)
#start 21th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    25|      0|     5|      2|   2|     35|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    25|      3|     6|      2|   2|     39|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4561.14 (MB), peak = 5151.63 (MB)
#start 22th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| Enc| Totals|
#---------+-------+------+-------+------+-------+----+-------+
#  M1     |      1|    25|      0|     5|      2|   2|     35|
#  M2     |      0|     0|      3|     1|      0|   0|      4|
#  Totals |      1|    25|      3|     6|      2|   2|     39|
#---------+-------+------+-------+------+-------+----+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4560.89 (MB), peak = 5151.63 (MB)
#start 23th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4560.29 (MB), peak = 5151.63 (MB)
#start 24th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4560.84 (MB), peak = 5151.63 (MB)
#start 25th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4560.18 (MB), peak = 5151.63 (MB)
#start 26th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4559.95 (MB), peak = 5151.63 (MB)
#start 27th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4560.05 (MB), peak = 5151.63 (MB)
#start 28th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4559.35 (MB), peak = 5151.63 (MB)
#start 29th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4557.83 (MB), peak = 5151.63 (MB)
#start 30th fixing drc iteration ...
#   number of violations = 39
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    25|      0|     4|      2|      1|   2|     35|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    25|      3|     5|      2|      1|   2|     39|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4558.34 (MB), peak = 5151.63 (MB)
#Complete Detail Routing.
#Total wire length = 12860 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 59 um.
#Total wire length on LAYER M2 = 1647 um.
#Total wire length on LAYER C1 = 3024 um.
#Total wire length on LAYER C2 = 4002 um.
#Total wire length on LAYER C3 = 2671 um.
#Total wire length on LAYER C4 = 1437 um.
#Total wire length on LAYER C5 = 21 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21666
#Total number of multi-cut vias = 4823 ( 22.3%)
#Total number of single cut vias = 16843 ( 77.7%)
#Up-Via Summary (total 21666):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1421 ( 92.6%)       113 (  7.4%)       1534
# M2              6450 ( 75.9%)      2046 ( 24.1%)       8496
# C1              5555 ( 78.2%)      1548 ( 21.8%)       7103
# C2              2768 ( 76.5%)       850 ( 23.5%)       3618
# C3               611 ( 69.7%)       266 ( 30.3%)        877
# C4                38 (100.0%)         0 (  0.0%)         38
#-----------------------------------------------------------
#                16843 ( 77.7%)      4823 ( 22.3%)      21666 
#
#Total number of DRC violations = 39
#Cpu time = 00:06:11
#Elapsed time = 00:06:09
#Increased memory = 21.29 (MB)
#Total memory = 4558.34 (MB)
#Peak memory = 5151.63 (MB)
#
#detailRoute statistics:
#Cpu time = 00:06:11
#Elapsed time = 00:06:10
#Increased memory = 3.96 (MB)
#Total memory = 4546.69 (MB)
#Peak memory = 5151.63 (MB)
#Number of warnings = 34
#Total number of warnings = 560
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu May 29 07:29:57 2025
#
#% End detailRoute (date=05/29 07:29:57, total cpu=0:06:11, real=0:06:11, peak res=4937.2M, current mem=4546.0M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Detail Routing         | 00:06:09|     00:06:08|         1.0|
#  Entire Command         | 00:06:11|     00:06:10|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5137.2) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 35 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
	M1           23        5        2        0        1        0       31
	V1            0        0        0        2        0        1        3
	M2            0        1        0        0        0        0        1
	Totals       23        6        2        2        1        1       35

 *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:02.0  MEM: 256.1M) ***

<CMD> ecoRoute -fix_drc
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              30
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                142021973
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin detailRoute (date=05/29 07:33:00, mem=4548.5M)

detailRoute -fix_drc

#Start detailRoute on Thu May 29 07:33:00 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Thu May 29 07:33:01 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4548.17 (MB), peak = 5151.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4552.80 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#36 out of 5736 (0.63%) instances are not legally placed.
#666 out of 5736(11.61%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#58 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4552.80 (MB)
#Peak memory = 5151.63 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 76
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      2|    47|      0|     9|      4|      2|   4|     68|
#  M2     |      0|     0|      6|     2|      0|      0|   0|      8|
#  Totals |      2|    47|      6|    11|      4|      2|   4|     76|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4556.73 (MB), peak = 5151.63 (MB)
#start 1st fixing drc iteration ...
#   number of violations = 64
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      2|    44|      0|     7|      2|      2|   2|     59|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      2|    44|      3|     9|      2|      2|   2|     64|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4557.02 (MB), peak = 5151.63 (MB)
#start 2nd fixing drc iteration ...
#   number of violations = 58
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    39|      0|     7|      2|      2|   2|     53|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    39|      3|     9|      2|      2|   2|     58|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4557.13 (MB), peak = 5151.63 (MB)
#start 3rd fixing drc iteration ...
#   number of violations = 57
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    38|      0|     7|      2|      2|   2|     52|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    38|      3|     9|      2|      2|   2|     57|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4557.58 (MB), peak = 5151.63 (MB)
#start 4th fixing drc iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4557.39 (MB), peak = 5151.63 (MB)
#start 5th fixing drc iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:18, elapsed time = 00:00:18, memory = 4557.69 (MB), peak = 5151.63 (MB)
#start 6th fixing drc iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4558.18 (MB), peak = 5151.63 (MB)
#start 7th fixing drc iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4557.54 (MB), peak = 5151.63 (MB)
#start 8th fixing drc iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4557.37 (MB), peak = 5151.63 (MB)
#start 9th fixing drc iteration ...
#   number of violations = 55
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    36|      0|     7|      2|      2|   2|     50|
#  M2     |      0|     0|      3|     2|      0|      0|   0|      5|
#  Totals |      1|    36|      3|     9|      2|      2|   2|     55|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:08, memory = 4557.59 (MB), peak = 5151.63 (MB)
#start 10th fixing drc iteration ...
#   number of violations = 50
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    33|      0|     7|      2|      1|   2|     46|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    33|      3|     8|      2|      1|   2|     50|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:12, elapsed time = 00:00:12, memory = 4557.55 (MB), peak = 5151.63 (MB)
#start 11th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4557.63 (MB), peak = 5151.63 (MB)
#start 12th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4558.18 (MB), peak = 5151.63 (MB)
#start 13th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4557.63 (MB), peak = 5151.63 (MB)
#start 14th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4557.24 (MB), peak = 5151.63 (MB)
#start 15th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4557.66 (MB), peak = 5151.63 (MB)
#start 16th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:15, elapsed time = 00:00:15, memory = 4558.01 (MB), peak = 5151.63 (MB)
#start 17th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:19, elapsed time = 00:00:19, memory = 4567.18 (MB), peak = 5151.63 (MB)
#start 18th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4567.19 (MB), peak = 5151.63 (MB)
#start 19th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 4565.69 (MB), peak = 5151.63 (MB)
#start 20th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 4565.41 (MB), peak = 5151.63 (MB)
#start 21th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:11, elapsed time = 00:00:11, memory = 4563.18 (MB), peak = 5151.63 (MB)
#start 22th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4563.43 (MB), peak = 5151.63 (MB)
#start 23th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:17, elapsed time = 00:00:17, memory = 4563.21 (MB), peak = 5151.63 (MB)
#start 24th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:22, elapsed time = 00:00:22, memory = 4563.20 (MB), peak = 5151.63 (MB)
#start 25th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:08, elapsed time = 00:00:08, memory = 4562.59 (MB), peak = 5151.63 (MB)
#start 26th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:09, memory = 4562.41 (MB), peak = 5151.63 (MB)
#start 27th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:13, elapsed time = 00:00:13, memory = 4562.50 (MB), peak = 5151.63 (MB)
#start 28th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:14, elapsed time = 00:00:14, memory = 4561.69 (MB), peak = 5151.63 (MB)
#start 29th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:16, elapsed time = 00:00:16, memory = 4561.75 (MB), peak = 5151.63 (MB)
#start 30th fixing drc iteration ...
#   number of violations = 49
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    32|      0|     7|      2|      1|   2|     45|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    32|      3|     8|      2|      1|   2|     49|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:21, elapsed time = 00:00:21, memory = 4562.04 (MB), peak = 5151.63 (MB)
#Complete Detail Routing.
#Total wire length = 12861 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 59 um.
#Total wire length on LAYER M2 = 1647 um.
#Total wire length on LAYER C1 = 3024 um.
#Total wire length on LAYER C2 = 4002 um.
#Total wire length on LAYER C3 = 2671 um.
#Total wire length on LAYER C4 = 1436 um.
#Total wire length on LAYER C5 = 22 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21670
#Total number of multi-cut vias = 4823 ( 22.3%)
#Total number of single cut vias = 16847 ( 77.7%)
#Up-Via Summary (total 21670):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1421 ( 92.6%)       113 (  7.4%)       1534
# M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
# C1              5556 ( 78.2%)      1548 ( 21.8%)       7104
# C2              2766 ( 76.5%)       850 ( 23.5%)       3616
# C3               611 ( 69.7%)       266 ( 30.3%)        877
# C4                40 (100.0%)         0 (  0.0%)         40
#-----------------------------------------------------------
#                16847 ( 77.7%)      4823 ( 22.3%)      21670 
#
#Total number of DRC violations = 49
#Cpu time = 00:06:15
#Elapsed time = 00:06:13
#Increased memory = 16.24 (MB)
#Total memory = 4559.71 (MB)
#Peak memory = 5151.63 (MB)
#
#detailRoute statistics:
#Cpu time = 00:06:15
#Elapsed time = 00:06:14
#Increased memory = -1.32 (MB)
#Total memory = 4547.20 (MB)
#Peak memory = 5151.63 (MB)
#Number of warnings = 34
#Total number of warnings = 601
#Number of fails = 0
#Total number of fails = 0
#Complete detailRoute on Thu May 29 07:39:14 2025
#
#% End detailRoute (date=05/29 07:39:14, total cpu=0:06:15, real=0:06:14, peak res=4891.6M, current mem=4546.6M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Detail Routing         | 00:06:13|     00:06:12|         1.0|
#  Entire Command         | 00:06:15|     00:06:14|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5144.1) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 35 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
	M1           23        5        2        0        1        0       31
	V1            0        0        0        2        0        1        3
	M2            0        1        0        0        0        0        1
	Totals       23        6        2        2        1        1       35

 *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 62.72 51.56 63.72 53.1
<CMD> zoomBox 67.128 46.16 68.128 47.7
<CMD> zoomBox 62.72 51.56 63.72 53.1
<CMD> zoomBox 62.72 51.56 63.72 53.1
<CMD> zoomBox 58.08 45.62 59.08 47.16
<CMD> zoomBox 53.64100 43.02600 59.97400 48.67700
<CMD> zoomBox 52.65200 42.39600 60.10300 49.04500
<CMD> zoomBox 49.81600 40.87800 61.94900 51.70500
<CMD> zoomBox 43.49000 37.53500 66.73300 58.27600
<CMD> zoomBox 31.37000 31.13000 75.89800 70.86400
<CMD> zoomBox 15.43700 22.71000 87.94600 87.41300
<CMD> zoomBox -0.71000 15.39400 99.64900 104.94900
<CMD> zoomBox -23.15800 5.09500 115.74800 129.04700
<CMD> pan 0.18000 3.03000
<CMD> zoomBox -12.03300 -13.72300 106.03700 91.63600
<CMD> zoomBox -2.68400 -8.30300 97.67600 81.25300
<CMD> uiSetTool ruler
<CMD> zoomBox -32.52800 -17.29100 106.37900 106.66200
<CMD> zoomBox -51.03700 -20.90900 112.38500 124.92000
<CMD> zoomBox -73.74200 -24.35100 118.51900 147.21300
<CMD> pan 20.19900 50.13900
 *** Starting Verify Geometry (MEM: 5416.2) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
**ERROR: (IMPVFG-250):	This design uses metal and cut layer DRC rules for a process node of 20nm and below that are not supported by verifyGeometry. You should use verify_drc to check those layers DRC rules for 20nm and below or use verifyGeometry -skip_verify_drc_checks to check implant and diffusion layer DRC rules.
verifyGeometry is not completed.
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 29 07:45:27 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN1850_PKT_LD: has regular routing with opens.
Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.

Begin Summary 
    3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    3 total info(s) created.
End Summary

End Time: Thu May 29 07:45:27 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 3 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> timeDesign -postRoute -setup
*** timeDesign #11 [begin] () : totSession cpu/real = 4:21:43.1/15:13:56.3 (0.3), mem = 5416.2M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Extract in post route mode
#Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
#Fast data preparation for tQuantus.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Thu May 29 07:45:46 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4546.02 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Thu May 29 07:45:46 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4554.35 (MB), peak = 5151.63 (MB)
#
#Start tQuantus RC extraction...
#Start building rc corner(s)...
#Number of RC Corner = 2
#Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
#Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
#(i=11, n=11 2000)
#M1 -> M1 (1)
#M2 -> M2 (2)
#C1 -> C1 (3)
#C2 -> C2 (4)
#C3 -> C3 (5)
#C4 -> C4 (6)
#C5 -> C5 (7)
#JA -> JA (8)
#QA -> QA (9)
#QB -> QB (10)
#LB -> LB (11)
#SADV-On
# Corner(s) : 
#rc_fast [25.00] 
#rc_slow [25.00]
# Corner id: 0
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
# Corner id: 1
# Layout Scale: 1.000000
# Has Metal Fill model: yes
# Temperature was set
# Temperature : 25.000000
# Ref. Temp   : 25.000000
#total pattern=286 [22, 2124]
#Reading previously stored rc_model file ( rc_model.bin ) ...
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
#found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
#found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
#CCE Version read = IQuantus/TQuantus 22.1.1-s215
#number model r/c [2,2] [22,2124] read
#0 rcmodel(s) requires rebuild
#Build RC corners: cpu time = 00:00:03, elapsed time = 00:00:04, memory = 4564.54 (MB), peak = 5151.63 (MB)
#Finish check_net_pin_list step Enter extract
#Start init net ripin tree building
#Finish init net ripin tree building
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (MB)
#Total memory = 4564.54 (MB)
#Peak memory = 5151.63 (MB)
#begin processing metal fill model file
#end processing metal fill model file
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Length limit = 200 pitches
#opt mode = 2
#Finish check_net_pin_list step Fix net pin list
#Start generate extraction boxes.
#
#Extract using 30 x 30 Hboxes
#4x4 initial hboxes
#Use area based hbox pruning.
#0/0 hboxes pruned.
#Complete generating extraction boxes.
#Start step Extraction
#Extract 4 hboxes with single thread on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
#Process 0 special clock nets for rc extraction
#Total 3478 nets were built. 3 nodes added to break long wires. 0 net(s) have incomplete routes.
#Run Statistics for Extraction:
#   Cpu time = 00:00:02, elapsed time = 00:00:02 .
#   Increased memory =    13.50 (MB), total memory =  4578.06 (MB), peak memory =  5151.63 (MB)
#Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d
#Finish registering nets and terms for rcdb.
#Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4570.11 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#RC Statistics: 9920 Res, 4470 Ground Cap, 15 XCap (Edge to Edge)
#RC V/H edge ratio: 0.16, Avg V/H Edge Length: 967.62 (3344), Avg L-Edge Length: 3221.69 (5350)
#Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d.
#Start writing RC data.
#Finish writing RC data
#Finish writing rcdb with 13417 nodes, 9939 edges, and 34 xcaps
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4565.90 (MB), peak = 5151.63 (MB)
Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d' ...
Reading RCDB with compressed RC data.
Reading RCDB with compressed RC data.
Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 5181.191M)
Following multi-corner parasitics specified:
	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d (rcdb)
Reading RCDB with compressed RC data.
		Cell TOP has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/nr56484_K3AFQH.rcdb.d specified
Cell TOP, hinst 
Reading RCDB with compressed RC data.
Done read_parasitics... (cpu: 0:00:00.7 real: 0:00:01.0 mem: 5181.195M)
#
#Restore RCDB.
#
#Complete tQuantus RC extraction.
#Cpu time = 00:00:06
#Elapsed time = 00:00:07
#Increased memory = 12.27 (MB)
#Total memory = 4566.62 (MB)
#Peak memory = 5151.63 (MB)
#
#3 inserted nodes are removed
#Restored 0 tie nets, 0 tie snets, 0 partial nets
#Start Design Signature (0)
#Finish Inst Signature in MT(62675715)
#Finish Net Signature in MT(116657102)
#Finish SNet Signature in MT (168848311)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -0.03 (MB), total memory =  4554.11 (MB), peak memory =  5151.63 (MB)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4036.17)
*** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 3478
AAE_INFO-618: Total number of nets in the design is 3480,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4044.58 CPU=0:00:00.7 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4044.58 CPU=0:00:00.9 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5221.0M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5221.0M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4050.66)
Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 3478. 
Total number of fetched objects 3478
AAE_INFO-618: Total number of nets in the design is 3480,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4052.7 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4052.7 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:04.9 real=0:00:08.0 totSessionCpu=4:21:56 mem=5222.3M)

** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| 49.140  | 49.379  | 49.140  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    100 (100)     |    -61     |    101 (101)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 14.02 sec
Total Real time: 21.0 sec
Total Memory Usage: 5180.636719 Mbytes
Reset AAE Options
*** timeDesign #11 [finish] () : cpu/real = 0:00:14.0/0:00:20.7 (0.7), totSession cpu/real = 4:21:57.1/15:14:17.0 (0.3), mem = 5180.6M
<CMD> timeDesign -postRoute -hold
*** timeDesign #12 [begin] () : totSession cpu/real = 4:21:58.4/15:14:23.7 (0.3), mem = 5180.6M

**INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
 Reset EOS DB
Ignoring AAE DB Resetting ...
#Start Design Signature (0)
#Finish Inst Signature in MT(62675715)
#Finish Net Signature in MT(116657102)
#Finish SNet Signature in MT (168848311)
#Run time and memory report for RC extraction:
#RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
#Run Statistics for snet signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net Final Signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net launch:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
#Run Statistics for Net init_dbsNet_slist:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
#Run Statistics for net signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =     0.00 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
#Run Statistics for inst signature:
#   Cpu time = 00:00:00, elapsed time = 00:00:00 .
#   Increased memory =    -4.10 (MB), total memory =  4047.58 (MB), peak memory =  5151.63 (MB)
The design is extracted. Skipping TQuantus.

OPTC: user 20.0
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 1 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: TOP
# Design Mode: 22nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4029.86)
*** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
Reading RCDB with compressed RC data.
Total number of fetched objects 3478
AAE_INFO-618: Total number of nets in the design is 3480,  100.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4044.21 CPU=0:00:00.8 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4044.21 CPU=0:00:01.1 REAL=0:00:01.0)
Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/innovus_rundir4/innovus_temp_56484_bioeebeanie.bioeelocal_ssokolovskiy_YGRPRO/.AAE_8w9sj7/.AAE_56484/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5221.8M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 5221.8M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4045)
Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 3478. 
Total number of fetched objects 3478
AAE_INFO-618: Total number of nets in the design is 3480,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4045.55 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4045.55 CPU=0:00:00.1 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:06.0 totSessionCpu=4:22:03 mem=5221.0M)

------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.033  |  0.033  |  0.050  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   450   |   221   |   257   |
+--------------------+---------+---------+---------+

Density: 10.142%
       (96.753% with Fillers)
------------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 5.19 sec
Total Real time: 7.0 sec
Total Memory Usage: 5130.304688 Mbytes
Reset AAE Options
*** timeDesign #12 [finish] () : cpu/real = 0:00:05.2/0:00:07.5 (0.7), totSession cpu/real = 4:22:03.6/15:14:31.1 (0.3), mem = 5130.3M
<CMD> zoomBox 54.04200 6.72300 115.67700 61.72300
<CMD> zoomBox 78.30400 13.56200 110.48000 42.27400
<CMD> zoomBox 96.30700 19.82700 106.62400 29.03300
<CMD> zoomBox 98.61600 20.61000 106.07100 27.26200
<CMD> zoomBox 104.25000 22.51800 104.72200 22.93900
<CMD> zoomBox 103.18900 22.05000 105.22900 23.87000
<CMD> zoomBox 1.08600 -7.58600 140.74700 117.04000
<CMD> zoomBox -342.65300 -107.34400 260.33200 430.72800
<CMD> zoomBox -93.79400 -35.12300 173.75400 203.62300
<CMD> deleteFiller
Deleted 1257 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
Deleted 22 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
Deleted 7 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
Deleted 5 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
Deleted 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
Deleted 17 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
Deleted 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
Deleted 33 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
Deleted 16 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
Deleted 105 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
Deleted 345 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
Total physical insts deleted = 1959.
invalid command name "check_drc"
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5134.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 35 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
	M1           23        5        2        0        1        0       31
	V1            0        0        0        2        0        1        3
	M2            0        1        0        0        0        0        1
	Totals       23        6        2        2        1        1       35

 *** End Verify DRC (CPU TIME: 0:00:01.3  ELAPSED TIME: 0:00:01.0  MEM: 264.1M) ***

<CMD> violationBrowser -all -no_display_false -displayByLayer
invalid command name "verify_connectitivity"
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 29 07:53:37 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN1850_PKT_LD: has regular routing with opens.
Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.

Begin Summary 
    3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    3 total info(s) created.
End Summary

End Time: Thu May 29 07:53:38 2025
Time Elapsed: 0:00:01.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 3 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox -4.31300 2.48500 96.59300 92.52800
<CMD> pan 11.91000 -17.54500
<CMD> zoomBox -12.51000 -33.57100 127.15300 91.05700
<CMD> zoomBox -37.41900 -46.99900 155.88700 125.49700
<CMD> zoomBox 4.78000 -24.45500 105.68800 65.59000
<CMD> zoomBox 26.29900 -12.73700 78.97500 34.26800
<CMD> zoomBox 35.09300 -8.01300 67.44300 20.85400
<CMD> zoomBox 36.79900 -6.86100 64.29600 17.67600
<CMD> zoomBox 41.02200 -3.88900 57.91000 11.18100
<CMD> zoomBox 43.09300 -2.57700 55.29600 8.31200
<CMD> zoomBox 43.90500 -2.06700 54.27800 7.18900
<CMD> zoomBox 46.71900 -0.79500 51.32200 3.31200
<CMD> zoomBox 47.94500 -0.33900 50.34800 1.80500
<CMD> zoomBox 48.30500 -0.18500 50.04200 1.36500
<CMD> zoomBox 48.53900 -0.07000 49.79500 1.05100
<CMD> zoomBox 48.68600 0.01700 49.59400 0.82700
<CMD> zoomBox 48.74900 0.06700 49.52100 0.75600
<CMD> zoomBox 48.26400 -0.21700 50.00400 1.33600
<CMD> zoomBox 47.46200 -0.63700 50.79500 2.33700
<CMD> zoomBox 46.41500 -1.13500 51.84500 3.71000
<CMD> pan -0.90100 -47.53600
<CMD> zoomBox 42.72200 -2.06000 53.12600 7.22400
<CMD> zoomBox 41.68400 -2.41000 53.92400 8.51200
<CMD> zoomBox 44.47300 -2.67800 58.87300 10.17200
<CMD> pan 3.38700 -44.30600
<CMD> zoomBox 45.39800 -2.30300 57.63900 8.62000
<CMD> zoomBox 44.06200 -2.65400 58.46300 10.19700
<CMD> zoomBox 42.78000 -3.04900 59.72200 12.06900
<CMD> zoomBox 41.28700 -3.49500 61.21900 14.29100
<CMD> zoomBox 38.96900 -3.94800 62.41900 16.97800
<CMD> zoomBox 33.39500 -6.21100 65.85300 22.75300
<CMD> zoomBox 25.71400 -9.56000 70.63900 30.52900
<CMD> zoomBox 8.17600 -15.34500 81.33000 49.93400
<CMD> pan 6.92700 1.33800
<CMD> zoomBox 23.51400 6.29300 85.69500 61.78000
<CMD> zoomBox 18.51800 -2.34700 91.67300 62.93300
<CMD> pan 3.41500 -17.82900
<CMD> zoomBox 24.72300 1.28800 86.90500 56.77600
<CMD_INTERNAL> violationBrowserClose
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 52.396 35.9 53.396 37.44
<CMD> zoomBox 54.368 35.9 55.368 37.44
<CMD> zoomBox 54.948 34.28 55.948 35.82
<CMD> zoomBox 54.92000 34.55500 55.98000 35.50100
<CMD> zoomBox 55.10800 34.73900 55.75900 35.32000
<CMD> zoomBox 54.42300 34.34600 56.15100 35.88800
<CMD> zoomBox 52.59700 33.30600 57.17800 37.39400
<CMD_INTERNAL> violationBrowserUnMarkFalse -tool CheckPlace -violation {      FE_PHC1861_sh_sync_inst_counter_13  (55.448, 34.78) (55.448, 35.32)  0x7fb1366382c0}
Marked 0 violation(s) true.
<CMD> zoomBox 54.948 34.28 55.948 35.82
<CMD_INTERNAL> violationBrowserMarkFalse -tool CheckPlace -violation {      FE_PHC1861_sh_sync_inst_counter_13  (55.448, 34.78) (55.448, 35.32)  0x7fb1366382c0}
Marked 1 violation(s) false.
<CMD> zoomBox 53.44 32.66 54.44 34.2
<CMD_INTERNAL> violationBrowserUnMarkFalse -tool CheckPlace -violation {        (53.94, 33.16) (53.94, 33.7)  0x7fb136638200}
Marked 0 violation(s) true.
<CMD> zoomBox 53.44 32.66 54.44 34.2
<CMD> zoomBox 54.368 35.9 55.368 37.44
<CMD> zoomBox 36.814 47.078 37.86 48.105
<CMD> zoomBox 36.814 47.078 37.86 48.105
<CMD> zoomBox 36.814 47.078 37.86 48.105
<CMD_INTERNAL> violationBrowserClose
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> clearDrc -help

Usage: clearDrc [-help]

-help               # Prints out the command usage


<CMD> clearDrc
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5414.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 35 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
	M1           23        5        2        0        1        0       31
	V1            0        0        0        2        0        1        3
	M2            0        1        0        0        0        0        1
	Totals       23        6        2        2        1        1       35

 *** End Verify DRC (CPU TIME: 0:00:01.4  ELAPSED TIME: 0:00:02.0  MEM: 0.0M) ***

<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
 *** Starting Verify Geometry (MEM: 5414.4) ***

**WARN: (IMPVFG-257):	setVerifyGeometryMode/verifyGeometry command is obsolete and should not be used any more. It still works in this release but will be removed in future release. You should change to use set_verify_drc_mode/verify_drc which is the replacement tool for verifyGeometry.
**ERROR: (IMPVFG-250):	This design uses metal and cut layer DRC rules for a process node of 20nm and below that are not supported by verifyGeometry. You should use verify_drc to check those layers DRC rules for 20nm and below or use verifyGeometry -skip_verify_drc_checks to check implant and diffusion layer DRC rules.
verifyGeometry is not completed.
invalid command name "report_tech"
<CMD> report_design

	 View : view_slow_mission
     +------------------------------------------------------------------------------------------------+ 
     |     Design Property      |              Value               | 
     |--------------------------+----------------------------------+----------------------------------| 
     | Design Name              |                              TOP | 
     |--------------------------+----------------------------------+----------------------------------| 
     |                          |               MAX                |               MIN                | 
     | Operating Condition Name | SSG_0P72V_0P00V_0P00V_0P00V_125C | SSG_0P72V_0P00V_0P00V_0P00V_125C | 
     |         Process          |              1.000               |              1.000               | 
     |         Voltage          |              0.720               |              0.720               | 
     |       Temperature        |             125.000              |             125.000              | 
     |        Tree Type         |            best_case             |            best_case             | 
     +------------------------------------------------------------------------------------------------+ 
     +-------------------------+ 
     |   Design Rule   | Value | 
     |-----------------+-------| 
     | Max Transition  | 2.000 | 
     | Min Transition  |    NA | 
     | Max Capacitance |    NA | 
     | Min Capacitance |    NA | 
     | Max Fanout      | 4.000 | 
     | Min Fanout      |    NA | 
     +-------------------------+ 
<CMD> zoomBox 27.98800 38.79900 46.24700 55.09200
<CMD> zoomBox -14.04500 14.60000 64.78800 84.94600
<CMD> zoomBox -23.69800 9.04300 69.04600 91.80300
<CMD> zoomBox -35.05500 2.50400 74.05600 99.86900
<CMD> zoomBox -209.61800 -70.08200 130.74300 233.63800
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: Restore Filler Flow is ON!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Total 1908 filler insts restored.
For 1908 new insts, *INFO: Adding fillers to top-module.
*INFO:   Added 1257 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
*INFO:   Added 22 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
*INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
*INFO:   Added 7 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
*INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
*INFO:   Added 5 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
*INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
*INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
*INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
*INFO:   Added 33 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
*INFO:   Added 15 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
*INFO:   Added 105 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
*INFO:   Added 301 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
*INFO: Total 1914 filler insts added - prefix FILLER (CPU: 0:00:00.5).
For 6 new insts, *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
*INFO:   Added 47 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
*INFO: Total 47 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
For 47 new insts, Cell Context Constraint Violation:	47
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5141.6) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 35 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
	M1           23        5        2        0        1        0       31
	V1            0        0        0        2        0        1        3
	M2            0        1        0        0        0        0        1
	Totals       23        6        2        2        1        1       35

 *** End Verify DRC (CPU TIME: 0:00:02.7  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***

<CMD> pan 83.43500 145.71600
<CMD> zoomBox -52.19000 -44.00900 156.83500 142.51400
<CMD> zoomBox -9.77000 -25.43000 118.59800 89.11900
<CMD> zoomBox 0.31900 -20.98500 109.43200 76.38200
<CMD> zoomBox 15.79200 -14.33400 94.62700 56.01400
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 65.736 33.2 67.316 34.74
<CMD> is_innovus_plus
<CMD_INTERNAL> violationBrowserClose
<CMD> zoomBox 65.47300 33.03200 67.50400 34.84400
<CMD> pan -0.22900 -32.66600
<CMD> uiSetTool ruler
<CMD> uiSetTool select
<CMD> selectMarker 66.2360 33.7000 66.8160 34.2400 -1 12 112
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> deselectAll
<CMD> selectMarker 66.2360 33.7000 66.8160 34.2400 -1 12 112
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD_INTERNAL> violationBrowserClose
<CMD> is_innovus_plus
<CMD> pan 0.04500 -32.08900
<CMD> deselectAll
<CMD> selectMarker 66.2360 33.7000 66.8160 34.2400 -1 12 112
<CMD> setLayerPreference violation -isVisible 1
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> deselectAll
<CMD> selectInst FE_PHC341_SHIFT_OUT_5
<CMD> deselectAll
<CMD> selectInst FE_PHC388_sh_sync_inst_counter_6
<CMD> deselectAll
<CMD> selectWire 4.0600 34.2100 109.8520 34.2700 1 vdd
<CMD> deselectAll
<CMD> selectInst {shift_buf_inst/shift_reg_reg[5]}
<CMD> deselectAll
<CMD> selectMarker 66.2360 33.7000 66.8160 34.2400 -1 12 112
invalid command name "CheckPlace"
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5413.6M, init mem=5414.6M)
Cell Context Constraint Violation:	94    [edges = 94]
*info: Placed = 5737          
*info: Unplaced = 0           
Placement Density:96.74%(10722/11082)
Placement Density (including fixed std cells):96.74%(10722/11082)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=5414.6M)
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> deleteFiller
Deleted 1257 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
Deleted 22 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
Deleted 7 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
Deleted 5 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
Deleted 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
Deleted 16 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
Deleted 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
Deleted 33 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
Deleted 15 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
Deleted 105 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
Deleted 348 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
Total physical insts deleted = 1961.
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5414.6M, init mem=5414.6M)
*info: Placed = 3776          
*info: Unplaced = 0           
Placement Density:17.20%(1907/11082)
Placement Density (including fixed std cells):17.20%(1907/11082)
Finished checkPlace (total: cpu=0:00:00.5, real=0:00:01.0; vio checks: cpu=0:00:00.2, real=0:00:01.0; mem=5414.6M)
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: Restore Filler Flow is ON!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Total 1914 filler insts restored.
For 1914 new insts, *INFO: Adding fillers to top-module.
*INFO:   Added 1257 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
*INFO:   Added 22 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
*INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
*INFO:   Added 7 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
*INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
*INFO:   Added 5 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
*INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
*INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
*INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
*INFO:   Added 33 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
*INFO:   Added 15 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
*INFO:   Added 105 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
*INFO:   Added 301 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
*INFO: Total 1914 filler insts added - prefix FILLER (CPU: 0:00:00.5).
For 0 new insts, *** Applied 0 GNC rules.
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
*INFO:   Added 47 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
*INFO: Total 47 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
For 47 new insts, Cell Context Constraint Violation:	47
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5141.7M, init mem=5142.6M)
Cell Context Constraint Violation:	94    [edges = 94]
*info: Placed = 5737          
*info: Unplaced = 0           
Placement Density:96.74%(10722/11082)
Placement Density (including fixed std cells):96.74%(10722/11082)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5142.6M)
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> deleteFiller
Deleted 1257 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
Deleted 22 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
Deleted 7 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
Deleted 5 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
Deleted 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
Deleted 16 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
Deleted 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
Deleted 33 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
Deleted 15 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
Deleted 105 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
Deleted 348 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
Total physical insts deleted = 1961.
<CMD> checkPlace -prefix FILLER

Usage: checkPlace [-help] [<violationReportFileName>] [-clearMarker] [-honorPrerouteForFiller]
                  [-ignoreFillerInUtil] [-ignoreOutOfCore] [-inst <string>] [-ioPinBlockage]
                  [-macroBlockage] [-noCheckPinAccess] [-noHalo] [-noHardFence] [-noPreplaced]
                  [-selectedOnly]

**ERROR: (IMPTCM-48):	"-prefix" is not a legal option for command "checkPlace". Either the current option or an option prior to it is not specified correctly.

<CMD> addFiller -prefix FILLER
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: Restore Filler Flow is ON!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Total 1914 filler insts restored.
For 1914 new insts, *INFO: Adding fillers to top-module.
*INFO:   Added 1257 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
*INFO:   Added 22 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
*INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
*INFO:   Added 7 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
*INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
*INFO:   Added 5 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
*INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
*INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
*INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
*INFO:   Added 33 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
*INFO:   Added 15 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
*INFO:   Added 105 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
*INFO:   Added 301 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
*INFO: Total 1914 filler insts added - prefix FILLER (CPU: 0:00:00.5).
For 0 new insts, *** Applied 0 GNC rules.
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
*INFO:   Added 47 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
*INFO: Total 47 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
For 47 new insts, Cell Context Constraint Violation:	47
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5141.7M, init mem=5142.7M)
Cell Context Constraint Violation:	94    [edges = 94]
*info: Placed = 5737          
*info: Unplaced = 0           
Placement Density:96.74%(10722/11082)
Placement Density (including fixed std cells):96.74%(10722/11082)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5142.7M)
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> deleteFiller
Deleted 1257 physical insts (cell UDB116SVT24_FILL_ECOCT20 / prefix -).
Deleted 22 physical insts (cell UDB116SVT24_FILL_ECOCT19 / prefix -).
Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT18 / prefix -).
Deleted 13 physical insts (cell UDB116SVT24_FILL_ECOCT17 / prefix -).
Deleted 7 physical insts (cell UDB116SVT24_FILL_ECOCT16 / prefix -).
Deleted 6 physical insts (cell UDB116SVT24_FILL_ECOCT15 / prefix -).
Deleted 3 physical insts (cell UDB116SVT24_FILL_ECOCT14 / prefix -).
Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT13 / prefix -).
Deleted 8 physical insts (cell UDB116SVT24_FILL_ECOCT12 / prefix -).
Deleted 5 physical insts (cell UDB116SVT24_FILL_ECOCT11 / prefix -).
Deleted 34 physical insts (cell UDB116SVT24_FILL_ECOCT10 / prefix -).
Deleted 16 physical insts (cell UDB116SVT24_FILL_ECOCT9 / prefix -).
Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT8 / prefix -).
Deleted 14 physical insts (cell UDB116SVT24_FILL_ECOCT7 / prefix -).
Deleted 31 physical insts (cell UDB116SVT24_FILL_ECOCT6 / prefix -).
Deleted 11 physical insts (cell UDB116SVT24_FILL_ECOCT5 / prefix -).
Deleted 33 physical insts (cell UDB116SVT24_FILL_ECOCT4 / prefix -).
Deleted 15 physical insts (cell UDB116SVT24_FILL_ECOCT3 / prefix -).
Deleted 105 physical insts (cell UDB116SVT24_FILL_ECOCT2 / prefix -).
Deleted 348 physical insts (cell UDB116SVT24_FILL_ECOCT1 / prefix -).
Total physical insts deleted = 1961.
<CMD> addFiller
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.
**Info: (IMPSP-2055): Transparent Filler Flow is OFF !

INFO: Restore Filler Flow is ON!

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
*INFO: Total 1914 filler insts restored.
For 1914 new insts, *INFO: Adding fillers to top-module.
*INFO:   Added 1257 filler insts (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER).
*INFO:   Added 22 filler insts (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER).
*INFO:   Added 13 filler insts (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER).
*INFO:   Added 7 filler insts (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER).
*INFO:   Added 6 filler insts (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER).
*INFO:   Added 3 filler insts (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER).
*INFO:   Added 8 filler insts (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER).
*INFO:   Added 5 filler insts (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER).
*INFO:   Added 34 filler insts (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER).
*INFO:   Added 16 filler insts (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER).
*INFO:   Added 14 filler insts (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER).
*INFO:   Added 31 filler insts (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER).
*INFO:   Added 11 filler insts (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER).
*INFO:   Added 33 filler insts (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER).
*INFO:   Added 15 filler insts (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER).
*INFO:   Added 105 filler insts (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER).
*INFO:   Added 301 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER).
*INFO: Total 1914 filler insts added - prefix FILLER (CPU: 0:00:00.6).
For 0 new insts, *** Applied 0 GNC rules.
*INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
*INFO: Second pass addFiller without DRC checking.
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT20 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT19 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT18 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT17 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT16 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT15 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT14 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT13 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT12 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT11 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT10 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT9 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT8 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT7 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT6 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT5 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT4 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT3 / prefix FILLER_incr).
*INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL_ECOCT2 / prefix FILLER_incr).
*INFO:   Added 47 filler insts (cell UDB116SVT24_FILL_ECOCT1 / prefix FILLER_incr).
*INFO: Total 47 filler insts added - prefix FILLER_incr (CPU: 0:00:00.0).
For 47 new insts, Cell Context Constraint Violation:	47
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5140.8) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 35 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
	M1           23        5        2        0        1        0       31
	V1            0        0        0        2        0        1        3
	M2            0        1        0        0        0        0        1
	Totals       23        6        2        2        1        1       35

 *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5412.9M, init mem=5413.8M)
Cell Context Constraint Violation:	94    [edges = 94]
*info: Placed = 5737          
*info: Unplaced = 0           
Placement Density:96.74%(10722/11082)
Placement Density (including fixed std cells):96.74%(10722/11082)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:00.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5413.8M)
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> addFiller -fixDRC
**WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
Type 'man IMPSP-5217' for more detail.

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
For 4 new insts, <CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5140.9M, init mem=5141.9M)
*info: Placed = 5690          
*info: Unplaced = 0           
Placement Density:96.60%(10706/11082)
Placement Density (including fixed std cells):96.60%(10706/11082)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=5141.9M)
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5141.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 35 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
	M1           23        5        2        0        1        0       31
	V1            0        0        0        2        0        1        3
	M2            0        1        0        0        0        0        1
	Totals       23        6        2        2        1        1       35

 *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> ecoRoute -target
**INFO: User settings:
setNanoRouteMode -route_detail_antenna_factor                                             1
setNanoRouteMode -route_detail_end_iteration                                              30
setNanoRouteMode -route_detail_exp_enable_adv_polygon_checker                             false
setNanoRouteMode -route_detail_fix_antenna                                                true
setNanoRouteMode -route_detail_post_route_spread_wire                                     auto
setNanoRouteMode -drouteStartIteration                                                    0
setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
setNanoRouteMode -route_detail_use_min_spacing_for_blockage                               auto
setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
setNanoRouteMode -extract_design_signature                                                168848311
setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
setNanoRouteMode -route_extract_third_party_compatible                                    false
setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
setNanoRouteMode -route_antenna_diode_insertion                                           false
setNanoRouteMode -route_re_insert_filler_cell_list                                        {UDB116SVT24_FILL_ECOCT20 UDB116SVT24_FILL_ECOCT19 UDB116SVT24_FILL_ECOCT18 UDB116SVT24_FILL_ECOCT17 UDB116SVT24_FILL_ECOCT16 UDB116SVT24_FILL_ECOCT15 UDB116SVT24_FILL_ECOCT14 UDB116SVT24_FILL_ECOCT13 UDB116SVT24_FILL_ECOCT12 UDB116SVT24_FILL_ECOCT11 UDB116SVT24_FILL_ECOCT10 UDB116SVT24_FILL_ECOCT9 UDB116SVT24_FILL_ECOCT8 UDB116SVT24_FILL_ECOCT7 UDB116SVT24_FILL_ECOCT6 UDB116SVT24_FILL_ECOCT5 UDB116SVT24_FILL_ECOCT4 UDB116SVT24_FILL_ECOCT3 UDB116SVT24_FILL_ECOCT2 UDB116SVT24_FILL_ECOCT1}
setNanoRouteMode -route_re_insert_filler_cell_list_from_file                              false
setNanoRouteMode -route_si_effort                                                         high
setNanoRouteMode -route_strict_honor_route_rule                                           false
setNanoRouteMode -route_with_si_driven                                                    true
setNanoRouteMode -route_with_si_post_route_fix                                            false
setNanoRouteMode -route_with_timing_driven                                                true
setNanoRouteMode -timingEngine                                                            .timing_file_56484.tif.gz
setDesignMode -powerEffort                                                                high
setDesignMode -process                                                                    22
setDesignMode -propagateActivity                                                          true

#% Begin globalDetailRoute (date=05/29 08:09:53, mem=4004.8M)

globalDetailRoute -target

#Start globalDetailRoute on Thu May 29 08:09:53 2025
#
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
#WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
Initializing multi-corner resistance tables ...
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2353_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2352_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2351_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2350_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2349_SPI_OUT_RDY is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2348_counter3_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2347_n693 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2346_sh_sync_inst_interval_sum_26 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2345_pkt_reg_inst_pkt_reg_20 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC2344_MOSI is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
#WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start connecting MustJoinAllPort pins ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Thu May 29 08:09:53 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
# M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
# M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
# C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
# JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
# QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
# LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
#WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Processed 63/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(9 insts marked dirty, reset pre-exisiting dirty flag on 4 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4006.49 (MB), peak = 5151.63 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4011.05 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start instance access analysis using 1 thread...
#Set layer M1 to be advanced pin access layer.
#666 out of 5691(11.70%) instances may be difficult to be accessed due to several possibilities, such as power routing over or close to the pin, other pins next to it, or obstruction.
#58 instance pins are hard to access
#Instance access analysis statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.01 (MB)
#Total memory = 4011.06 (MB)
#Peak memory = 5151.63 (MB)
#start initial via pillar insertion iteration ...
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1850_PKT_LD/X doesn't have enough resource.
#WARNING (NRDB-2321) The must join all ports pin FE_PHC1191_sh_sync_inst_interval_sum_9/X doesn't have enough resource.
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.14 (MB), peak = 5151.63 (MB)
#start 1st via pillar insertion iteration ...
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#    cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4030.14 (MB), peak = 5151.63 (MB)
#
#    Via Pillar Insert Failed Statistics
#
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#| Failed Reason                    | Count   | Pin Name   | Instance name (display       0 records only)                          
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|  No Resource on Pin Access Layer |       2 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#|                           Others |       1 |            | 
#+----------------------------------+---------+------------+-----------------------------------------------------------------------
#
#Total connected MustJoinAllPort pin number / total MustJoinAllPort pin number:              0/      3 =     0%
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3478.
#Total number of nets in the design = 3480.
#3 routable nets do not have any wires.
#3475 routable nets have routed wires.
#3 nets will be global routed.
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start routing data preparation on Thu May 29 08:09:55 2025
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Initial pin access analysis.
#Detail pin access analysis.
#Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
#shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
#pin_access_rlayer=3(C1)
#shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#enable_dpt_layer_shield=F
#has_line_end_grid=F
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4012.18 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#Finished routing data preparation on Thu May 29 08:09:55 2025
#
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = -17.97 (MB)
#Total memory = 4012.18 (MB)
#Peak memory = 5151.63 (MB)
#
#
#Start global routing on Thu May 29 08:09:55 2025
#
#
#Start global routing initialization on Thu May 29 08:09:55 2025
#
#Number of eco nets is 3
#
#Start global routing data preparation on Thu May 29 08:09:55 2025
#
#Start routing resource analysis on Thu May 29 08:09:55 2025
#
#Routing resource analysis is done on Thu May 29 08:09:55 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  M1             V          31         951        7056    96.43%
#  M2             H        1110         299        7056     7.72%
#  C1             V        1132         133        7056     1.35%
#  C2             H        1148         104        7056     0.00%
#  C3             V        1207          58        7056     0.00%
#  C4             H        1228          24        7056     0.00%
#  C5             V        1264           1        7056     0.00%
#  JA             H         124           0        7056     1.19%
#  QA             V          47           0        7056    44.05%
#  QB             H          47           0        7056    44.05%
#  LB             V          31           0        7056    63.10%
#  --------------------------------------------------------------
#  Total                   7371      13.03%       77616    23.44%
#
#
#
#
#Global routing data preparation is done on Thu May 29 08:09:55 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4013.43 (MB), peak = 5151.63 (MB)
#
#
#Global routing initialization is done on Thu May 29 08:09:55 2025
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4013.43 (MB), peak = 5151.63 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4013.94 (MB), peak = 5151.63 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4013.94 (MB), peak = 5151.63 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
#Total number of routable nets = 3478.
#Total number of nets in the design = 3480.
#
#3478 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default               3  
#-----------------------------
#        Total               3  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            3478  
#-----------------------------
#        Total            3478  
#-----------------------------
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#  M1            0(0.00%)   (0.00%)
#  M2            0(0.00%)   (0.00%)
#  C1            0(0.00%)   (0.00%)
#  C2            0(0.00%)   (0.00%)
#  C3            0(0.00%)   (0.00%)
#  C4            0(0.00%)   (0.00%)
#  C5            0(0.00%)   (0.00%)
#  JA            0(0.00%)   (0.00%)
#  QA            0(0.00%)   (0.00%)
#  QB            0(0.00%)   (0.00%)
#  LB            0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#  Overflow after GR: 0.00% H + 0.00% V
#
#Complete Global Routing.
#Total wire length = 12860 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 59 um.
#Total wire length on LAYER M2 = 1647 um.
#Total wire length on LAYER C1 = 3023 um.
#Total wire length on LAYER C2 = 4003 um.
#Total wire length on LAYER C3 = 2671 um.
#Total wire length on LAYER C4 = 1436 um.
#Total wire length on LAYER C5 = 22 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21670
#Total number of multi-cut vias = 4823 ( 22.3%)
#Total number of single cut vias = 16847 ( 77.7%)
#Up-Via Summary (total 21670):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1421 ( 92.6%)       113 (  7.4%)       1534
# M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
# C1              5556 ( 78.2%)      1548 ( 21.8%)       7104
# C2              2766 ( 76.5%)       850 ( 23.5%)       3616
# C3               611 ( 69.7%)       266 ( 30.3%)        877
# C4                40 (100.0%)         0 (  0.0%)         40
#-----------------------------------------------------------
#                16847 ( 77.7%)      4823 ( 22.3%)      21670 
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#
#Global routing statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 1.77 (MB)
#Total memory = 4013.94 (MB)
#Peak memory = 5151.63 (MB)
#
#Finished global routing on Thu May 29 08:09:56 2025
#
#
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4012.68 (MB), peak = 5151.63 (MB)
#WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
#Start Track Assignment.
#Done with 1 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Done with 0 horizontal wires in 3 hboxes and 0 vertical wires in 3 hboxes.
#Complete Track Assignment.
#Total wire length = 12860 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 59 um.
#Total wire length on LAYER M2 = 1647 um.
#Total wire length on LAYER C1 = 3023 um.
#Total wire length on LAYER C2 = 4003 um.
#Total wire length on LAYER C3 = 2671 um.
#Total wire length on LAYER C4 = 1436 um.
#Total wire length on LAYER C5 = 22 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21670
#Total number of multi-cut vias = 4823 ( 22.3%)
#Total number of single cut vias = 16847 ( 77.7%)
#Up-Via Summary (total 21670):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1421 ( 92.6%)       113 (  7.4%)       1534
# M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
# C1              5556 ( 78.2%)      1548 ( 21.8%)       7104
# C2              2766 ( 76.5%)       850 ( 23.5%)       3616
# C3               611 ( 69.7%)       266 ( 30.3%)        877
# C4                40 (100.0%)         0 (  0.0%)         40
#-----------------------------------------------------------
#                16847 ( 77.7%)      4823 ( 22.3%)      21670 
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4012.68 (MB), peak = 5151.63 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 10.92 (MB)
#Total memory = 4012.68 (MB)
#Peak memory = 5151.63 (MB)
#WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
#
#Start Detail Routing..
#start initial detail routing ...
# ECO: 0.00% of the total area was rechecked for DRC, and 1.53% required routing.
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#3 out of 5690 instances (0.1%) need to be verified(marked ipoed), dirty area = 0.1%.
#0.00% of the total area is being checked for drcs
#0.0% of the total area was checked
#   number of violations = 40
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      6|     1|      0|      0|   0|      7|
#  Totals |      1|    22|      6|     6|      2|      1|   2|     40|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4017.21 (MB), peak = 5151.63 (MB)
#start 1st optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4017.15 (MB), peak = 5151.63 (MB)
#start 2nd optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4017.21 (MB), peak = 5151.63 (MB)
#start 3rd optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4017.05 (MB), peak = 5151.63 (MB)
#start 4th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.81 (MB), peak = 5151.63 (MB)
#start 5th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.85 (MB), peak = 5151.63 (MB)
#start 6th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.84 (MB), peak = 5151.63 (MB)
#start 7th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.50 (MB), peak = 5151.63 (MB)
#start 8th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.15 (MB), peak = 5151.63 (MB)
#start 9th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.15 (MB), peak = 5151.63 (MB)
#start 10th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.20 (MB), peak = 5151.63 (MB)
#start 11th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.41 (MB), peak = 5151.63 (MB)
#start 12th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.33 (MB), peak = 5151.63 (MB)
#start 13th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.01 (MB), peak = 5151.63 (MB)
#start 14th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4015.97 (MB), peak = 5151.63 (MB)
#start 15th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.03 (MB), peak = 5151.63 (MB)
#start 16th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.01 (MB), peak = 5151.63 (MB)
#start 17th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.18 (MB), peak = 5151.63 (MB)
#start 18th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4016.16 (MB), peak = 5151.63 (MB)
#start 19th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4016.12 (MB), peak = 5151.63 (MB)
#start 20th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4015.93 (MB), peak = 5151.63 (MB)
#start 21th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4015.79 (MB), peak = 5151.63 (MB)
#start 22th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.97 (MB), peak = 5151.63 (MB)
#start 23th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.84 (MB), peak = 5151.63 (MB)
#start 24th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.95 (MB), peak = 5151.63 (MB)
#start 25th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.81 (MB), peak = 5151.63 (MB)
#start 26th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.68 (MB), peak = 5151.63 (MB)
#start 27th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.81 (MB), peak = 5151.63 (MB)
#start 28th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.82 (MB), peak = 5151.63 (MB)
#start 29th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.79 (MB), peak = 5151.63 (MB)
#start 30th optimization iteration ...
#   number of violations = 37
#
#  By Layer and Type:
#
#---------+-------+------+-------+------+-------+-------+----+-------+
#  -      | MetSpc| Short| PinAcc| Color| EOLCol| CutSpc| Enc| Totals|
#---------+-------+------+-------+------+-------+-------+----+-------+
#  M1     |      1|    22|      0|     5|      2|      1|   2|     33|
#  M2     |      0|     0|      3|     1|      0|      0|   0|      4|
#  Totals |      1|    22|      3|     6|      2|      1|   2|     37|
#---------+-------+------+-------+------+-------+-------+----+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4015.84 (MB), peak = 5151.63 (MB)
#Complete Detail Routing.
#Total wire length = 12861 um.
#Total half perimeter of net bounding box = 11733 um.
#Total wire length on LAYER M1 = 59 um.
#Total wire length on LAYER M2 = 1648 um.
#Total wire length on LAYER C1 = 3025 um.
#Total wire length on LAYER C2 = 4002 um.
#Total wire length on LAYER C3 = 2671 um.
#Total wire length on LAYER C4 = 1435 um.
#Total wire length on LAYER C5 = 22 um.
#Total wire length on LAYER JA = 0 um.
#Total wire length on LAYER QA = 0 um.
#Total wire length on LAYER QB = 0 um.
#Total wire length on LAYER LB = 0 um.
#Total number of vias = 21668
#Total number of multi-cut vias = 4823 ( 22.3%)
#Total number of single cut vias = 16845 ( 77.7%)
#Up-Via Summary (total 21668):
#                   single-cut          multi-cut      Total
#-----------------------------------------------------------
# M1              1421 ( 92.6%)       113 (  7.4%)       1534
# M2              6453 ( 75.9%)      2046 ( 24.1%)       8499
# C1              5556 ( 78.2%)      1548 ( 21.8%)       7104
# C2              2766 ( 76.5%)       850 ( 23.5%)       3616
# C3               609 ( 69.6%)       266 ( 30.4%)        875
# C4                40 (100.0%)         0 (  0.0%)         40
#-----------------------------------------------------------
#                16845 ( 77.7%)      4823 ( 22.3%)      21668 
#
#Total number of DRC violations = 37
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 3.16 (MB)
#Total memory = 4015.84 (MB)
#Peak memory = 5151.63 (MB)
#detailRoute Statistics:
#Cpu time = 00:00:20
#Elapsed time = 00:00:20
#Increased memory = 3.16 (MB)
#Total memory = 4015.84 (MB)
#Peak memory = 5151.63 (MB)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:23
#Elapsed time = 00:00:23
#Increased memory = -1.62 (MB)
#Total memory = 4003.22 (MB)
#Peak memory = 5151.63 (MB)
#Number of warnings = 47
#Total number of warnings = 700
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Thu May 29 08:10:16 2025
#
#% End globalDetailRoute (date=05/29 08:10:16, total cpu=0:00:23.4, real=0:00:23.0, peak res=4066.8M, current mem=4002.6M)
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  ecoRoute               | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:00|     00:00:00|         1.0|
#  DB Export              | 00:00:00|     00:00:00|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:02|     00:00:02|         1.0|
#  Global Routing         | 00:00:00|     00:00:00|         1.0|
#  Track Assignment       | 00:00:00|     00:00:00|         1.0|
#  Detail Routing         | 00:00:20|     00:00:20|         1.0|
#  Entire Command         | 00:00:24|     00:00:23|         1.0|
#-------------------------+---------+-------------+------------+
#
<CMD> verify_drc
#-check_same_via_cell true               # bool, default=false, user setting
 *** Starting Verify DRC (MEM: 5158.9) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
 VERIFY_DRC: checking all layers except LB to LB ...
  VERIFY DRC ...... Using new threading
 VERIFY_DRC: checking layers from LB to LB ...
  VERIFY DRC ...... Using new threading

  Verification Complete : 35 Viols.

 Violation Summary By Layer and Type:

	          Short    Color   EOLCol      Enc   MetSpc   CutSpc   Totals
	M1           23        5        2        0        1        0       31
	V1            0        0        0        2        0        1        3
	M2            0        1        0        0        0        0        1
	Totals       23        6        2        2        1        1       35

 *** End Verify DRC (CPU TIME: 0:00:02.6  ELAPSED TIME: 0:00:03.0  MEM: 256.1M) ***

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5431.0M, init mem=5431.0M)
*info: Placed = 5690          
*info: Unplaced = 0           
Placement Density:96.60%(10706/11082)
Placement Density (including fixed std cells):96.60%(10706/11082)
Finished checkPlace (total: cpu=0:00:00.6, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:01.0; mem=5431.0M)
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verify_connectivity
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Thu May 29 08:11:35 2025

Design Name: TOP
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (113.9120, 112.8000)
Error Limit = 1000; Warning Limit = 50
Check all nets
Net FE_PHN1850_PKT_LD: has regular routing with opens.
Net FE_PHN1191_sh_sync_inst_interval_sum_9: has regular routing with opens.
Net FE_PHN1174_sh_sync_inst_interval_sum_13: has regular routing with opens.

Begin Summary 
    3 Problem(s) (IMPVFC-92): Pieces of the net are not connected together.
    3 total info(s) created.
End Summary

End Time: Thu May 29 08:11:35 2025
Time Elapsed: 0:00:00.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 3 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verifyMetalDensity

******** Start: VERIFY DENSITY ********
**WARN: (IMPVMD-31):	Minimum window density for layer "M1" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "M1" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "M1" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "M1" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "M1" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "M1" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "M2" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "M2" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "M2" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "M2" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "M2" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "M2" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C1" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C1" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C1" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C1" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C1" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C1" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C2" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C2" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C2" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C2" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C2" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C2" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C3" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C3" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C3" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C3" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C3" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C3" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C4" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C4" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C4" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C4" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C4" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C4" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C5" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C5" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C5" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C5" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C5" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C5" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "JA" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "JA" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "JA" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "JA" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "JA" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "JA" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "QA" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "QA" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "QA" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "QA" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "QA" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "QA" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "QB" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "QB" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "QB" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "QB" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "QB" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "QB" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "LB" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "LB" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "LB" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "LB" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "LB" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "LB" is missing. Using default value 50.
Density calculation ...... Slot :   1 of   1

Densities of non-overlapping windows have been saved in FE DB.

A total of 40 density violation(s).
Windows < Min. Density = 40
Windows > Max. Density = 0
Windows < Min. Union. Density = 0
Windows > Max. Union. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 2.00
     (CPU Time: 0:00:01.7  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
invalid command name "checkPlacement"
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5431.0M, init mem=5431.0M)
*info: Placed = 5690          
*info: Unplaced = 0           
Placement Density:96.60%(10706/11082)
Placement Density (including fixed std cells):96.60%(10706/11082)
Finished checkPlace (total: cpu=0:00:00.7, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5431.0M)
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 56.859 39.457 76.735 50.0
<CMD> zoomBox 60.19800 41.38300 67.69500 48.07300
<CMD> zoomBox 61.32200 43.24200 64.65000 46.21200
<CMD> zoomBox 61.63600 44.25100 62.70300 45.20300
<CMD> zoomBox 61.73400 44.47600 62.29200 44.97400
<CMD> zoomBox 61.37700 44.15500 62.63600 45.27800
<CMD> zoomBox 60.31900 43.20500 63.65700 46.18400
<CMD> pan 1.11300 -16.86700
<CMD> zoomBox 61.69600 43.65500 64.53300 46.18700
<CMD> zoomBox 61.92000 43.82700 64.33200 45.97900
<CMD> zoomBox 62.11400 43.97200 64.16500 45.80200
<CMD> zoomBox 62.64300 44.36400 63.71400 45.32000
<CMD> zoomBox 62.81400 44.48300 63.58800 45.17400
<CMD> zoomBox 62.93700 44.56800 63.49700 45.06800
<CMD> zoomBox 62.98500 44.60200 63.46100 45.02700
<CMD> zoomBox 63.03100 44.62800 63.43600 44.98900
<CMD> zoomBox 62.59900 44.38300 63.67300 45.34100
<CMD> pan -0.42200 -18.28000
<CMD> pan -0.57700 -17.86100
<CMD> pan 0.07200 -17.23200
<CMD> pan 0.49300 -17.26400
<CMD> pan 0.48800 -17.75000
<CMD> pan 0.02800 -18.22800
<CMD> zoomBox 62.57300 44.36600 63.83600 45.49300
<CMD> zoomBox 62.44300 44.30400 63.92900 45.63000
<CMD> setLayerPreference layoutObj -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> zoomBox 61.56700 43.54300 64.91900 46.53400
<CMD> zoomBox 60.97500 42.99100 65.61500 47.13100
<CMD> zoomBox 60.59600 42.63800 66.05500 47.50900
<CMD> zoomBox 59.61600 41.73200 67.17400 48.47600
<CMD> zoomBox 59.02100 41.12700 67.91300 49.06200
<CMD> zoomBox 58.33700 40.43900 68.79800 49.77400
<CMD> zoomBox 54.07100 36.56600 74.11300 54.45000
<CMD> zoomBox 55.43900 37.79000 72.47500 52.99200
<CMD> zoomBox 52.43800 35.09000 76.01800 56.13200
<CMD> zoomBox 45.63300 28.95900 84.03200 63.22400
<CMD> zoomBox 34.58500 19.10100 97.11300 74.89800
<CMD> zoomBox 38.87900 22.86000 92.02800 70.28700
<CMD> zoomBox 48.26800 31.06200 80.90900 60.18900
<CMD> zoomBox 50.51000 33.01800 78.25500 57.77600
<CMD> zoomBox 38.88700 22.92800 92.03900 70.35800
<CMD> pan -2.82600 -18.71700
<CMD> zoomBox 45.84700 30.40400 78.49000 59.53300
<CMD> zoomBox 51.98800 36.15800 72.03500 54.04700
<CMD> zoomBox 53.46200 37.51500 70.50200 52.72100
<CMD> zoomBox 57.33600 39.95300 67.80200 49.29200
<CMD> setLayerPreference layoutObj -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> setLayerPreference pinObj -isVisible 1
<CMD> setLayerPreference cellBlkgObj -isVisible 1
<CMD> zoomBox 55.63600 38.01800 70.12200 50.94500
<CMD> zoomBox 51.96600 35.58600 72.01600 53.47800
<CMD> zoomBox 53.92800 36.96000 70.97100 52.16800
<CMD> zoomBox 59.21100 40.71000 68.10800 48.64900
<CMD> zoomBox 60.78200 41.85300 67.21000 47.58900
<CMD> zoomBox 62.23900 43.01700 66.18700 46.54000
<CMD> zoomBox 63.11900 43.73900 65.54500 45.90400
<CMD> zoomBox 63.32900 43.90900 65.39200 45.75000
<CMD> zoomBox 63.78900 44.28000 65.05700 45.41100
<CMD> setLayerPreference cellBlkgObj -isVisible 0
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> setLayerPreference node_cell -isVisible 0
<CMD> pan -0.75800 -19.59300
<CMD> pan -0.64800 -18.85800
<CMD> pan -0.20000 -18.20700
<CMD> pan -0.02100 -17.96900
<CMD> pan 0.76300 -17.93900
<CMD> zoomBox 63.08600 44.52800 63.74900 45.12000
<CMD> zoomBox 63.13600 44.61600 63.61600 45.04400
<CMD> zoomBox 63.15600 44.64400 63.56400 45.00800
<CMD> zoomBox 63.17400 44.66700 63.52100 44.97700
<CMD> setLayerPreference C2 -isVisible 0
<CMD> zoomBox 63.15600 44.64500 63.56500 45.01000
<CMD> zoomBox 63.13500 44.61900 63.61700 45.04900
<CMD> zoomBox 63.11100 44.58900 63.67800 45.09500
<CMD> zoomBox 62.98600 44.45800 63.90800 45.28100
<CMD> zoomBox 62.92800 44.39800 64.01300 45.36600
<CMD> zoomBox 62.86000 44.32600 64.13700 45.46600
<CMD> selectInst intadd_0/U7
<CMD> deselectAll
<CMD> selectInst intadd_0/U7
<CMD> deselectAll
<CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
<CMD> deselectAll
<CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
<CMD> deselectAll
<CMD> selectInst intadd_0/U7
<CMD> deselectAll
<CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
<CMD> zoomBox 62.03800 43.83700 64.48500 46.02100
<CMD> deselectAll
<CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
<CMD> zoomBox 56.42100 38.03000 73.64000 53.39500
<CMD> zoomBox 29.72200 10.42000 117.19200 88.47400
<CMD> zoomBox 48.21400 29.54200 87.02500 64.17500
<CMD> zoomBox 50.42600 31.82900 83.41600 61.26800
<CMD> zoomBox 52.30600 33.77400 80.34800 58.79700
<CMD> zoomBox 53.90400 35.42700 77.74000 56.69700
<CMD> zoomBox 55.26200 36.83200 75.52300 54.91200
<CMD> zoomBox 57.39800 39.04100 72.03700 52.10400
<CMD> zoomBox 60.05600 41.79100 67.69900 48.61100
<CMD> zoomBox 61.17700 42.94800 65.87100 47.13700
<CMD> zoomBox 62.97500 44.19600 64.48100 45.54000
<CMD> deselectAll
<CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
<CMD> deselectAll
<CMD> selectInst intadd_0/U7
<CMD> deselectAll
<CMD> selectWire 63.2580 44.8380 64.6520 44.8820 6 FE_PHN1191_sh_sync_inst_interval_sum_9
<CMD> zoomBox 54.483 18.697 76.135 35.678
<CMD> uiSetTool flightline
<CMD> uiSetTool select
<CMD> setLayerPreference stdCell -isVisible 0
<CMD> zoomBox 55.26600 19.60700 73.67100 36.03100
<CMD> zoomBox 56.93400 22.01500 70.23300 33.88200
<CMD> zoomBox 57.48300 23.02100 68.78700 33.10800
<CMD> zoomBox 57.93800 23.87800 67.54700 32.45300
<CMD> zoomBox 58.73200 25.70100 64.63300 30.96700
<CMD> zoomBox 59.19500 26.83200 62.82100 30.06800
<CMD> zoomBox 59.59100 27.93900 61.20100 29.37600
<CMD> zoomBox 59.65300 28.09900 61.02200 29.32100
<CMD> zoomBox 59.70700 28.25500 60.87100 29.29400
<CMD> zoomBox 59.63100 28.17900 61.00000 29.40100
<CMD> zoomBox 59.54100 28.08900 61.15200 29.52700
<CMD> setLayerPreference stdCell -isVisible 1
<CMD> pan 1.16200 -31.51200
<CMD> zoomBox 60.49000 27.85900 62.72100 29.85000
<CMD> zoomBox 60.35500 27.75100 62.98100 30.09400
<CMD> zoomBox 60.19600 27.62400 63.28600 30.38100
<CMD> zoomBox 60.78200 28.09300 62.15400 29.31700
<CMD> zoomBox 60.85100 28.14900 62.01800 29.19000
<CMD> zoomBox 60.35100 27.74600 62.98300 30.09500
<CMD> zoomBox 60.19300 27.61900 63.28900 30.38200
<CMD> pan 1.07600 -31.65800
<CMD> zoomBox 60.52300 27.65900 65.56600 32.15900
<CMD> zoomBox 61.25800 28.52000 64.35500 31.28400
<CMD> zoomBox 61.90900 29.28100 63.28500 30.50900
<CMD> zoomBox 61.98700 29.37200 63.15700 30.41600
<CMD> zoomBox 62.10900 29.51500 62.95500 30.27000
<CMD> pan -0.24900 -32.58000
<CMD> deselectAll
<CMD> selectWire 62.1780 29.8180 62.3720 29.8620 3 FE_PHN2083_SHIFT_OUT_10
<CMD> deselectAll
<CMD> selectInst {pkt_reg_inst/pkt_reg_reg[2]}
<CMD> deselectAll
<CMD> selectVia 62.0630 29.7760 62.1570 29.8840 5 FE_PHN1850_PKT_LD
<CMD> is_innovus_plus
<CMD> zoomBox 61.25700 29.14300 62.88100 30.59200
<CMD> zoomBox 60.46300 28.63700 63.10800 30.99700
<CMD> zoomBox 59.16600 27.82300 63.47400 31.66700
<CMD> zoomBox 58.57100 27.45400 63.64000 31.97700
<CMD> pan 2.41300 -31.57100
<CMD> pan 0.62500 -35.19400
<CMD> pan 0.34200 -38.04800
<CMD> pan -0.94000 -38.90300
<CMD> zoomBox 59.83200 21.98600 68.08600 29.35100
<CMD> zoomBox 59.28800 21.50100 68.99900 30.16700
<CMD> pan 4.01800 -38.37900
<CMD> zoomBox 64.38800 21.42100 72.64300 28.78700
<CMD> zoomBox 67.96300 22.98200 71.62800 26.25200
<CMD> zoomBox 68.71700 23.42000 71.36500 25.78300
<CMD> zoomBox 69.67900 23.85400 71.06200 25.08800
<CMD> zoomBox 70.08500 23.96700 70.93500 24.72500
<CMD> setEditMode -type regular
<CMD> zoomBox 56.859 39.457 76.735 50.0
<CMD> zoomBox 56.859 39.457 76.735 50.0
<CMD> zoomBox 56.859 39.457 76.735 50.0
<CMD> setEditMode -nets FE_PHN1191_sh_sync_inst_interval_sum_9
<CMD> zoomBox 56.09500 34.48600 79.47800 55.35200
<CMD> zoomBox 55.10900 32.77300 82.62000 57.32200
<CMD> zoomBox 53.84300 30.53700 86.20900 59.41900
<CMD> zoomBox 56.27700 34.32700 79.66200 55.19500
<CMD> zoomBox 58.03100 37.10000 74.92800 52.17800
<CMD> zoomBox 59.86400 40.74500 68.68500 48.61600
<CMD> zoomBox 60.16400 41.34500 67.66200 48.03600
<CMD> zoomBox 61.17900 43.29000 64.50800 46.26100
<CMD> zoomBox 61.48300 43.88100 63.52800 45.70600
<CMD> pan 0.96100 -17.67900
<CMD> zoomBox 61.77500 43.19700 65.10600 46.16900
<CMD> zoomBox 62.54900 44.00300 64.28800 45.55500
<CMD> zoomBox 62.68400 44.14300 64.16200 45.46200
<CMD> zoomBox 62.92000 44.43200 63.82900 45.24300
<CMD> zoomBox 63.06500 44.61000 63.62300 45.10800
<CMD> zoomBox 63.13100 44.68900 63.53400 45.04900
<CMD> setLayerPreference C4 -isVisible 0
<CMD> setLayerPreference C4 -isVisible 1
<CMD> setLayerPreference A3 -isVisible 0
<CMD> setLayerPreference A3 -isVisible 1
<CMD> setLayerPreference A3 -isVisible 0
<CMD> setLayerPreference A3 -isVisible 1
<CMD> setLayerPreference A3 -isVisible 0
<CMD> setLayerPreference A3 -isVisible 1
<CMD> setLayerPreference A3 -isVisible 0
<CMD> setLayerPreference A3 -isVisible 1
<CMD> setLayerPreference C3 -isVisible 0
<CMD> setLayerPreference C3 -isVisible 1
<CMD> setLayerPreference C3 -isVisible 0
<CMD> setLayerPreference C3 -isVisible 1
<CMD> setEditMode -layer_horizontal C4
<CMD> setEditMode -layer_vertical C3
<CMD> deselectAll
<CMD> selectMarker 61.8280 44.4260 71.7660 45.0310 -1 3 7
<CMD> zoomBox 62.89200 44.46700 63.66400 45.15600
<CMD> zoomBox 62.57700 44.17500 63.83600 45.29800
<CMD> zoomBox 62.26400 43.88400 64.00700 45.43900
<CMD> zoomBox 62.06500 43.69900 64.11600 45.52900
<CMD> zoomBox 61.83100 43.48200 64.24400 45.63500
<CMD> zoomBox 60.70400 42.57100 64.63300 46.07700
<CMD> pan 2.74700 -17.71000
<CMD> pan 2.58900 -20.29900
<CMD> pan 2.56300 -22.95400
<CMD> zoomBox 66.55100 41.59700 74.07900 48.31500
<CMD> zoomBox 67.35200 42.04700 73.75100 47.75700
<CMD> zoomBox 69.51000 43.26800 72.85200 46.25000
<CMD> zoomBox 70.65800 44.04000 72.14100 45.36300
<CMD> zoomBox 70.65700 44.04000 72.14000 45.36300
<CMD> zoomBox 70.83800 44.12400 72.09800 45.24800
<CMD> zoomBox 71.15100 44.32200 71.92600 45.01400
<CMD> zoomBox 71.22600 44.37000 71.88500 44.95800
<CMD> zoomBox 70.77700 44.08100 72.26400 45.40800
<CMD> pan -0.11200 -26.69200
<CMD> zoomBox 69.68300 43.54400 72.53400 46.08800
<CMD> zoomBox 69.32100 43.34500 72.67500 46.33800
<CMD> zoomBox 71.25600 44.41000 71.91800 45.00100
<CMD> zoomBox 70.91500 44.25300 71.99300 45.21500
<CMD> zoomBox 70.75900 44.18100 72.02800 45.31300
<CMD> verifyEndCap

******Begin verifyEndCap******
**ERROR: (IMPVFW-405):	There is no specified end cap cell type for verifyEndCap. Use setEndCapMode to specify the end cap cell types.
******End verifyEndCap******
**WARN: (IMPVFW-5):	verifyEndCap is not completed.
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verifyMetalDensity

******** Start: VERIFY DENSITY ********
**WARN: (IMPVMD-31):	Minimum window density for layer "M1" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "M1" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "M1" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "M1" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "M1" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "M1" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "M2" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "M2" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "M2" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "M2" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "M2" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "M2" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C1" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C1" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C1" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C1" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C1" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C1" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C2" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C2" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C2" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C2" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C2" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C2" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C3" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C3" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C3" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C3" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C3" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C3" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C4" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C4" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C4" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C4" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C4" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C4" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "C5" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "C5" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "C5" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "C5" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "C5" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "C5" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "JA" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "JA" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "JA" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "JA" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "JA" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "JA" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "QA" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "QA" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "QA" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "QA" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "QA" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "QA" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "QB" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "QB" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "QB" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "QB" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "QB" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "QB" is missing. Using default value 50.
**WARN: (IMPVMD-31):	Minimum window density for layer "LB" is missing. Using default value 20.0.
**WARN: (IMPVMD-32):	Maximum window density for layer "LB" is missing. Using default value 80.0.
**WARN: (IMPVMD-33):	Window size (width) for layer "LB" is missing. Using default value 100.
**WARN: (IMPVMD-34):	Window size (height) for layer "LB" is missing. Using default value 100.
**WARN: (IMPVMD-35):	Window step (horizontal) for layer "LB" is missing. Using default value 50.
**WARN: (IMPVMD-36):	Window step (vertical) for layer "LB" is missing. Using default value 50.
Density calculation ...... Slot :   1 of   1

Densities of non-overlapping windows have been saved in FE DB.

A total of 40 density violation(s).
Windows < Min. Density = 40
Windows > Max. Density = 0
Windows < Min. Union. Density = 0
Windows > Max. Union. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 2.00
     (CPU Time: 0:00:01.7  MEM: 0.000M)

<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> verifyACLimit
**WARN: (IMPVAC-87):	verifyACLimit does not support the -siAware option of setDelayCalMode yet. 
Using default Delay Calculation Engine.

******** Start: verifyACLimit ********
Start Time: Thu May 29 08:29:59 2025

Layer RX with id 92 --> rx  1
Layer PC with id 0 --> pc  2
db Layer M1 with id 1 --> m1  5
db Layer V1 with id 34 --> v1  6
db Layer M2 with id 2 --> m2  7
db Layer AY with id 35 --> ay  8
db Layer C1 with id 3 --> c1  9
db Layer A1 with id 36 --> a1  10
db Layer C2 with id 4 --> c2  11
db Layer A2 with id 37 --> a2  12
db Layer C3 with id 5 --> c3  13
db Layer A3 with id 38 --> a3  14
db Layer C4 with id 6 --> c4  15
db Layer A4 with id 39 --> a4  16
db Layer C5 with id 7 --> c5  17
db Layer YS with id 40 --> ys  18
db Layer JA with id 8 --> ja  19
db Layer JV with id 41 --> jv  20
db Layer QA with id 9 --> qa  21
db Layer JW with id 42 --> jw  22
db Layer QB with id 10 --> qb  23
db Layer VV with id 43 --> vv  24
db Layer LB with id 11 --> lb  25

QRCTech file: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile

LayerMapping file: VAC_LayerMap_56484.txt
**ERROR: (IMPVAC-114):	No EM rule defined in QRC tech or ICT EM file for signal EM check.
<CMD> violationBrowser -all -no_display_false -displayByLayer
invalid command name "verifyDesign"
<CMD> saveDesign TOPv4
#% Begin save design ... (date=05/29 08:38:19, mem=3992.8M)
% Begin Save ccopt configuration ... (date=05/29 08:38:19, mem=3992.8M)
% End Save ccopt configuration ... (date=05/29 08:38:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3993.5M, current mem=3993.5M)
% Begin Save netlist data ... (date=05/29 08:38:19, mem=3993.5M)
Writing Binary DB to TOPv4.dat/TOP.v.bin in single-threaded mode...
% End Save netlist data ... (date=05/29 08:38:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3993.5M, current mem=3993.5M)
Saving symbol-table file ...
Saving congestion map file TOPv4.dat/TOP.route.congmap.gz ...
% Begin Save AAE data ... (date=05/29 08:38:20, mem=3993.5M)
Saving AAE Data ...
% End Save AAE data ... (date=05/29 08:38:20, total cpu=0:00:00.8, real=0:00:00.0, peak res=3994.1M, current mem=3994.1M)
Saving preference file TOPv4.dat/gui.pref.tcl ...
Saving mode setting ...
Saving global file ...
% Begin Save floorplan data ... (date=05/29 08:38:21, mem=4040.0M)
Saving floorplan file ...
% End Save floorplan data ... (date=05/29 08:38:22, total cpu=0:00:00.1, real=0:00:00.0, peak res=4040.0M, current mem=4040.0M)
Saving PG file TOPv4.dat/TOP.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Thu May 29 08:38:22 2025)
*** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=5137.5M) ***
*info - save blackBox cells to lef file TOPv4.dat/TOP.bbox.lef
Saving Drc markers ...
... 115 markers are saved ...
... 72 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=05/29 08:38:22, mem=4040.0M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=05/29 08:38:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=4040.0M, current mem=4040.0M)
% Begin Save routing data ... (date=05/29 08:38:23, mem=4040.0M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=5137.5M) ***
% End Save routing data ... (date=05/29 08:38:23, total cpu=0:00:00.1, real=0:00:00.0, peak res=4040.1M, current mem=4040.1M)
Saving property file TOPv4.dat/TOP.prop
*** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=5140.5M) ***
#Saving pin access data to file TOPv4.dat/TOP.apa ...
#
Saving preRoute extracted patterns in file 'TOPv4.dat/TOP.techData.gz' ...
Saving preRoute extraction data in directory 'TOPv4.dat/extraction/' ...
% Begin Save power constraints data ... (date=05/29 08:38:24, mem=4042.6M)
% End Save power constraints data ... (date=05/29 08:38:24, total cpu=0:00:00.1, real=0:00:00.0, peak res=4042.6M, current mem=4042.6M)
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
rc_fast rc_slow
Generated self-contained design TOPv4.dat
lib_fast lib_slow
rc_fast rc_slow
mode_mission
../../dc/TOP/report/con.sdc
#% End save design ... (date=05/29 08:38:25, total cpu=0:00:03.5, real=0:00:06.0, peak res=4042.6M, current mem=4042.3M)
*** Message Summary: 0 warning(s), 0 error(s)

<CMD> verify_antenna
 *** Starting Verify Antenna (MEM: 5153.6) ***

Report File: TOP.verify_antenna.rpt
  VERIFY Antenna ...... Starting Verification
  VERIFY Antenna ...... Using new threading
#- FE data import: obj_type VIA:
#--layer M2 obj num 4
#--layer C1 obj num 2
#- total obj num 6
#- FE data import: obj_type INSTANCE_PIN:
#--layer M1 obj num 3
#--layer M2 obj num 3
#- total obj num 6
#- FE data import: obj_type WIRE:
#--layer M2 obj num 2
#--layer C1 obj num 3
#- total obj num 5
Verification Complete: 0 Violations
 *** End Verify Antenna (CPU: 0:00:00.6  ELAPSED TIME: 16.01  MEM: 0.0M) ***

******* DONE VERIFY ANTENNA ********
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> checkPlace

**Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
Begin checking placement ... (start mem=5173.6M, init mem=5173.6M)
*info: Placed = 5690          
*info: Unplaced = 0           
Placement Density:96.60%(10706/11082)
Placement Density (including fixed std cells):96.60%(10706/11082)
Finished checkPlace (total: cpu=0:00:00.8, real=0:00:01.0; vio checks: cpu=0:00:00.3, real=0:00:00.0; mem=5173.6M)
<CMD> violationBrowser -all -no_display_false -displayByLayer
<CMD> zoomBox 70.42100 43.75800 72.85300 45.92800
<CMD> zoomBox 69.52600 42.93100 74.18500 47.08800
<CMD> zoomBox 67.16200 40.76200 77.66300 50.13300
<CMD> zoomBox 60.14100 34.30500 87.98900 59.15500
<CMD> zoomBox 41.46600 17.12300 115.31100 83.01800
<CMD> zoomBox 3.75800 -17.58300 170.18800 130.93000
<CMD> zoomBox -21.82800 -32.78300 173.97200 141.93900
<CMD> pan -73.07600 -54.57200
<CMD> zoomBox -69.31900 -24.60600 97.11200 123.90800
<CMD> zoomBox -42.94500 -5.88500 77.30300 101.41800
<CMD> zoomBox -21.55000 8.21600 65.33000 85.74300
<CMD> pan 22.76300 22.44200
<CMD> setLayerPreference node_cell -isVisible 1
<CMD> pan 12.17000 -9.56100
<CMD> zoomBox 37.16700 10.00100 90.52300 57.61300
<CMD> zoomBox 47.07600 18.83400 85.62600 53.23400
<CMD> zoomBox 54.42600 26.44300 78.10200 47.57000
<CMD> zoomBox 58.97300 31.16100 73.51400 44.13700
<CMD> zoomBox 61.76700 34.06900 70.69700 42.03800
invalid command name "signoff_verify_design"
invalid command name "signoff_verify_design"
invalid command name "verifyLitho"

*** Memory Usage v#2 (Current mem = 5155.617M, initial mem = 812.863M) ***
*** Message Summary: 1609 warning(s), 6 error(s)

--- Ending "Innovus" (totcpu=4:38:18, real=16:31:00, mem=5155.6M) ---
