#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001998b99b570 .scope module, "SPI_Slave_tb" "SPI_Slave_tb" 2 1;
 .timescale 0 0;
v000001998b9f2390_0 .net "MISO", 0 0, L_000001998b9f3970;  1 drivers
v000001998b9f33d0_0 .net "MOSI", 0 0, L_000001998b9f3e70;  1 drivers
v000001998b9f2f70_0 .net "MasterRXDataLine", 7 0, L_000001998b988a60;  1 drivers
v000001998b9f2570_0 .var "MasterTXDataLine", 7 0;
v000001998b9f26b0_0 .var "MasterTXVal", 7 0;
v000001998b9f2750_0 .net "RXDataLine", 7 0, L_000001998b988590;  1 drivers
v000001998b9f35b0_0 .var "SCLK", 0 0;
v000001998b9f27f0_0 .net "SecondRXDataLine", 7 0, L_000001998b988c20;  1 drivers
v000001998b9f29d0_0 .var "SlaveTXDataLine", 7 0;
v000001998b9f3650_0 .var "SlaveTXVal", 7 0;
v000001998b9f2a70_0 .net "TranscationCompleted", 0 0, L_000001998b988830;  1 drivers
v000001998b9f2b10_0 .var "_CS", 0 0;
v000001998b9f3010_0 .var "_RST", 0 0;
v000001998b9f3d30_0 .var/i "i", 31 0;
v000001998b9f2c50_0 .var/i "seed", 31 0;
S_000001998b988fa0 .scope module, "MasterRX" "RX_SPI_Shift_Register" 2 28, 3 1 0, S_000001998b99b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "_HOLD";
    .port_info 2 /INPUT 1 "_RST";
    .port_info 3 /INPUT 1 "DataIn";
    .port_info 4 /OUTPUT 8 "RXDataLine";
L_000001998b988a60 .functor BUFZ 8, v000001998b9964b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001998b996c30_0 .net "CLK", 0 0, v000001998b9f35b0_0;  1 drivers
v000001998b996690_0 .net "DataIn", 0 0, L_000001998b9f3970;  alias, 1 drivers
v000001998b996910_0 .net "RXDataLine", 7 0, L_000001998b988a60;  alias, 1 drivers
v000001998b9964b0_0 .var "ShiftRegister", 7 0;
v000001998b996870_0 .net "_HOLD", 0 0, v000001998b9f2b10_0;  1 drivers
v000001998b9969b0_0 .net "_RST", 0 0, v000001998b9f3010_0;  1 drivers
v000001998b996730_0 .var "i", 3 0;
E_000001998b9946f0/0 .event negedge, v000001998b9969b0_0;
E_000001998b9946f0/1 .event posedge, v000001998b996c30_0;
E_000001998b9946f0 .event/or E_000001998b9946f0/0, E_000001998b9946f0/1;
S_000001998b989130 .scope module, "MasterTX" "TX_SPI_Shift_Register" 2 29, 3 32 0, S_000001998b99b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "_HOLD";
    .port_info 2 /INPUT 1 "_RST";
    .port_info 3 /INPUT 8 "TXDataLine";
    .port_info 4 /OUTPUT 8 "RXDataLine";
    .port_info 5 /OUTPUT 1 "DataOut";
L_000001998b988c20 .functor BUFZ 8, v000001998b996e10_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001998b996410_0 .net "CLK", 0 0, v000001998b9f35b0_0;  alias, 1 drivers
v000001998b9967d0_0 .net "DataOut", 0 0, L_000001998b9f3e70;  alias, 1 drivers
v000001998b997130_0 .net "RXDataLine", 7 0, L_000001998b988c20;  alias, 1 drivers
v000001998b996e10_0 .var "ShiftRegister", 7 0;
v000001998b996cd0_0 .net "TXDataLine", 7 0, v000001998b9f2570_0;  1 drivers
v000001998b996a50_0 .net "_HOLD", 0 0, v000001998b9f2b10_0;  alias, 1 drivers
v000001998b996eb0_0 .net "_RST", 0 0, v000001998b9f3010_0;  alias, 1 drivers
v000001998b996af0_0 .var "i", 3 0;
v000001998b996f50_0 .var "j", 3 0;
L_000001998b9f3e70 .part v000001998b996e10_0, 7, 1;
S_000001998b9764a0 .scope module, "Test" "SPI_Slave" 2 26, 4 1 0, S_000001998b99b570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "SCLK";
    .port_info 1 /INPUT 1 "MOSI";
    .port_info 2 /INPUT 8 "TXDataLine";
    .port_info 3 /INPUT 1 "_CS";
    .port_info 4 /INPUT 1 "_RST";
    .port_info 5 /OUTPUT 1 "MISO";
    .port_info 6 /OUTPUT 8 "RXDataLine";
    .port_info 7 /OUTPUT 1 "TranscationCompleted";
P_000001998b611870 .param/l "RXEnable" 0 4 1, +C4<00000000000000000000000000000001>;
P_000001998b6118a8 .param/l "TXEnable" 0 4 1, +C4<00000000000000000000000000000001>;
L_000001998b988830 .functor BUFZ 1, v000001998b996ff0_0, C4<0>, C4<0>, C4<0>;
v000001998b9f38d0_0 .net "CounterFinished", 0 0, v000001998b996ff0_0;  1 drivers
v000001998b9f2bb0_0 .net "CounterOutput", 3 0, L_000001998b9888a0;  1 drivers
v000001998b9f2d90_0 .net "MISO", 0 0, L_000001998b9f3970;  alias, 1 drivers
v000001998b9f2110_0 .net "MOSI", 0 0, L_000001998b9f3e70;  alias, 1 drivers
v000001998b9f22f0_0 .net "RXDataLine", 7 0, L_000001998b988590;  alias, 1 drivers
v000001998b9f24d0_0 .net "SCLK", 0 0, v000001998b9f35b0_0;  alias, 1 drivers
v000001998b9f2cf0_0 .net "SecondRXDataLine", 7 0, L_000001998b988600;  1 drivers
v000001998b9f3bf0_0 .net "TXDataLine", 7 0, v000001998b9f29d0_0;  1 drivers
v000001998b9f2e30_0 .net "TranscationCompleted", 0 0, L_000001998b988830;  alias, 1 drivers
v000001998b9f36f0_0 .net "_CS", 0 0, v000001998b9f2b10_0;  alias, 1 drivers
v000001998b9f3dd0_0 .net "_RST", 0 0, v000001998b9f3010_0;  alias, 1 drivers
S_000001998b976630 .scope module, "Counter" "SCLK_Counter" 4 22, 5 1 0, S_000001998b9764a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "_CS";
    .port_info 2 /INPUT 1 "_RST";
    .port_info 3 /OUTPUT 1 "CounterOutput";
    .port_info 4 /OUTPUT 4 "Counter";
L_000001998b9888a0 .functor BUFZ 4, v000001998b9965f0_0, C4<0000>, C4<0000>, C4<0000>;
L_000001998b988980 .functor NOT 1, L_000001998b9f30b0, C4<0>, C4<0>, C4<0>;
v000001998b996b90_0 .net "CLK", 0 0, v000001998b9f35b0_0;  alias, 1 drivers
v000001998b996370_0 .net "Counter", 3 0, L_000001998b9888a0;  alias, 1 drivers
v000001998b996d70_0 .net "CounterFinalOutput", 0 0, L_000001998b9f30b0;  1 drivers
v000001998b996550_0 .net "CounterFinalOutputNegate", 0 0, L_000001998b988980;  1 drivers
v000001998b996ff0_0 .var "CounterFinished", 0 0;
v000001998b9962d0_0 .net "CounterOutput", 0 0, v000001998b996ff0_0;  alias, 1 drivers
v000001998b9965f0_0 .var "SCLKCounter", 3 0;
v000001998b997090_0 .net "_CS", 0 0, v000001998b9f2b10_0;  alias, 1 drivers
v000001998b9971d0_0 .net "_RST", 0 0, v000001998b9f3010_0;  alias, 1 drivers
E_000001998b995170 .event negedge, v000001998b996d70_0, v000001998b996c30_0;
E_000001998b9946b0/0 .event negedge, v000001998b9969b0_0;
E_000001998b9946b0/1 .event posedge, v000001998b996870_0, v000001998b996c30_0;
E_000001998b9946b0 .event/or E_000001998b9946b0/0, E_000001998b9946b0/1;
L_000001998b9f30b0 .part v000001998b9965f0_0, 3, 1;
S_000001998b97b890 .scope generate, "genblk1" "genblk1" 4 15, 4 15 0, S_000001998b9764a0;
 .timescale 0 0;
S_000001998b97ba20 .scope module, "RXSPIShiftRegister" "RX_SPI_Shift_Register" 4 16, 3 1 0, S_000001998b97b890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "_HOLD";
    .port_info 2 /INPUT 1 "_RST";
    .port_info 3 /INPUT 1 "DataIn";
    .port_info 4 /OUTPUT 8 "RXDataLine";
L_000001998b988590 .functor BUFZ 8, v000001998b9f3790_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001998b9f3290_0 .net "CLK", 0 0, v000001998b9f35b0_0;  alias, 1 drivers
v000001998b9f2930_0 .net "DataIn", 0 0, L_000001998b9f3e70;  alias, 1 drivers
v000001998b9f2890_0 .net "RXDataLine", 7 0, L_000001998b988590;  alias, 1 drivers
v000001998b9f3790_0 .var "ShiftRegister", 7 0;
v000001998b9f3a10_0 .net "_HOLD", 0 0, v000001998b9f2b10_0;  alias, 1 drivers
v000001998b9f3ab0_0 .net "_RST", 0 0, v000001998b9f3010_0;  alias, 1 drivers
v000001998b9f3b50_0 .var "i", 3 0;
S_000001998b981650 .scope generate, "genblk2" "genblk2" 4 18, 4 18 0, S_000001998b9764a0;
 .timescale 0 0;
S_000001998b9817e0 .scope module, "TXSPIShiftRegister" "TX_SPI_Shift_Register" 4 19, 3 32 0, S_000001998b981650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "_HOLD";
    .port_info 2 /INPUT 1 "_RST";
    .port_info 3 /INPUT 8 "TXDataLine";
    .port_info 4 /OUTPUT 8 "RXDataLine";
    .port_info 5 /OUTPUT 1 "DataOut";
L_000001998b988600 .functor BUFZ 8, v000001998b9f2ed0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001998b9f3830_0 .net "CLK", 0 0, v000001998b9f35b0_0;  alias, 1 drivers
v000001998b9f2610_0 .net "DataOut", 0 0, L_000001998b9f3970;  alias, 1 drivers
v000001998b9f21b0_0 .net "RXDataLine", 7 0, L_000001998b988600;  alias, 1 drivers
v000001998b9f2ed0_0 .var "ShiftRegister", 7 0;
v000001998b9f2250_0 .net "TXDataLine", 7 0, v000001998b9f29d0_0;  alias, 1 drivers
v000001998b9f3510_0 .net "_HOLD", 0 0, v000001998b9f2b10_0;  alias, 1 drivers
v000001998b9f3c90_0 .net "_RST", 0 0, v000001998b9f3010_0;  alias, 1 drivers
v000001998b9f2430_0 .var "i", 3 0;
v000001998b9f3fb0_0 .var "j", 3 0;
L_000001998b9f3970 .part v000001998b9f2ed0_0, 7, 1;
S_000001998b9f40d0 .scope task, "TransferByte" "TransferByte" 2 155, 2 155 0, S_000001998b99b570;
 .timescale 0 0;
TD_SPI_Slave_tb.TransferByte ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v000001998b9f3d30_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001998b9f3d30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f35b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f35b0_0, 0, 1;
    %load/vec4 v000001998b9f3d30_0;
    %subi 1, 0, 32;
    %store/vec4 v000001998b9f3d30_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001998b9f4260 .scope task, "printByteReceived" "printByteReceived" 2 176, 2 176 0, S_000001998b99b570;
 .timescale 0 0;
TD_SPI_Slave_tb.printByteReceived ;
    %delay 1, 0;
    %vpi_call 2 177 "$display", "Is Byte received? %1b", v000001998b9f2a70_0 {0 0 0};
    %end;
S_000001998b9f43f0 .scope task, "printRandomValues" "printRandomValues" 2 180, 2 180 0, S_000001998b99b570;
 .timescale 0 0;
TD_SPI_Slave_tb.printRandomValues ;
    %delay 1, 0;
    %vpi_call 2 182 "$display", "Slave random value:%8b", v000001998b9f3650_0 {0 0 0};
    %delay 1, 0;
    %vpi_call 2 183 "$display", "Master random value:%8b", v000001998b9f26b0_0 {0 0 0};
    %end;
S_000001998b9f4580 .scope task, "printRegisters" "printRegisters" 2 166, 2 166 0, S_000001998b99b570;
 .timescale 0 0;
TD_SPI_Slave_tb.printRegisters ;
    %delay 5, 0;
    %vpi_call 2 169 "$display", "Slave RX Register,%8b", v000001998b9f2750_0 {0 0 0};
    %vpi_call 2 170 "$display", "Master RX Register,%8b", v000001998b9f2f70_0 {0 0 0};
    %vpi_call 2 171 "$display", "Master TX Register,%8b", v000001998b9f27f0_0 {0 0 0};
    %end;
    .scope S_000001998b97ba20;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001998b9f3790_0, 0;
    %end;
    .thread T_4;
    .scope S_000001998b97ba20;
T_5 ;
    %wait E_000001998b9946f0;
    %load/vec4 v000001998b9f3ab0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001998b9f3790_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001998b9f3a10_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001998b9f3b50_0, 0, 4;
T_5.4 ;
    %load/vec4 v000001998b9f3b50_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.5, 5;
    %load/vec4 v000001998b9f3790_0;
    %load/vec4 v000001998b9f3b50_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001998b9f3b50_0;
    %assign/vec4/off/d v000001998b9f3790_0, 4, 5;
    %load/vec4 v000001998b9f3b50_0;
    %subi 1, 0, 4;
    %store/vec4 v000001998b9f3b50_0, 0, 4;
    %jmp T_5.4;
T_5.5 ;
    %load/vec4 v000001998b9f2930_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001998b9f3790_0, 4, 5;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001998b9817e0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001998b9f2ed0_0, 0;
    %end;
    .thread T_6;
    .scope S_000001998b9817e0;
T_7 ;
    %wait E_000001998b9946f0;
    %load/vec4 v000001998b9f3c90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v000001998b9f2250_0;
    %assign/vec4 v000001998b9f2ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001998b9f3fb0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001998b9f3510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v000001998b9f3fb0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_7.4, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001998b9f2430_0, 0, 4;
T_7.6 ;
    %load/vec4 v000001998b9f2430_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.7, 5;
    %load/vec4 v000001998b9f2ed0_0;
    %load/vec4 v000001998b9f2430_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001998b9f2430_0;
    %assign/vec4/off/d v000001998b9f2ed0_0, 4, 5;
    %load/vec4 v000001998b9f2430_0;
    %subi 1, 0, 4;
    %store/vec4 v000001998b9f2430_0, 0, 4;
    %jmp T_7.6;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001998b9f2ed0_0, 4, 5;
    %load/vec4 v000001998b9f3fb0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001998b9f3fb0_0, 0;
T_7.4 ;
    %load/vec4 v000001998b9f3fb0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.8, 5;
    %load/vec4 v000001998b9f2250_0;
    %assign/vec4 v000001998b9f2ed0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001998b9f3fb0_0, 0;
T_7.8 ;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001998b976630;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001998b996ff0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001998b9965f0_0, 0;
    %end;
    .thread T_8;
    .scope S_000001998b976630;
T_9 ;
    %wait E_000001998b9946b0;
    %load/vec4 v000001998b9971d0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001998b9965f0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001998b997090_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001998b9965f0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000001998b9965f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001998b9965f0_0, 0;
    %load/vec4 v000001998b9965f0_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_9.4, 5;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001998b9965f0_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001998b976630;
T_10 ;
    %wait E_000001998b995170;
    %load/vec4 v000001998b996d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001998b996ff0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001998b996ff0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001998b988fa0;
T_11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001998b9964b0_0, 0;
    %end;
    .thread T_11;
    .scope S_000001998b988fa0;
T_12 ;
    %wait E_000001998b9946f0;
    %load/vec4 v000001998b9969b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001998b9964b0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001998b996870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001998b996730_0, 0, 4;
T_12.4 ;
    %load/vec4 v000001998b996730_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.5, 5;
    %load/vec4 v000001998b9964b0_0;
    %load/vec4 v000001998b996730_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001998b996730_0;
    %assign/vec4/off/d v000001998b9964b0_0, 4, 5;
    %load/vec4 v000001998b996730_0;
    %subi 1, 0, 4;
    %store/vec4 v000001998b996730_0, 0, 4;
    %jmp T_12.4;
T_12.5 ;
    %load/vec4 v000001998b996690_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001998b9964b0_0, 4, 5;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001998b989130;
T_13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001998b996e10_0, 0;
    %end;
    .thread T_13;
    .scope S_000001998b989130;
T_14 ;
    %wait E_000001998b9946f0;
    %load/vec4 v000001998b996eb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v000001998b996cd0_0;
    %assign/vec4 v000001998b996e10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001998b996f50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001998b996a50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.2, 4;
    %load/vec4 v000001998b996f50_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_14.4, 5;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001998b996af0_0, 0, 4;
T_14.6 ;
    %load/vec4 v000001998b996af0_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.7, 5;
    %load/vec4 v000001998b996e10_0;
    %load/vec4 v000001998b996af0_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %part/u 1;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001998b996af0_0;
    %assign/vec4/off/d v000001998b996e10_0, 4, 5;
    %load/vec4 v000001998b996af0_0;
    %subi 1, 0, 4;
    %store/vec4 v000001998b996af0_0, 0, 4;
    %jmp T_14.6;
T_14.7 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v000001998b996e10_0, 4, 5;
    %load/vec4 v000001998b996f50_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001998b996f50_0, 0;
T_14.4 ;
    %load/vec4 v000001998b996f50_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_14.8, 5;
    %load/vec4 v000001998b996cd0_0;
    %assign/vec4 v000001998b996e10_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001998b996f50_0, 0;
T_14.8 ;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001998b99b570;
T_15 ;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v000001998b9f2c50_0, 0, 32;
    %end;
    .thread T_15;
    .scope S_000001998b99b570;
T_16 ;
    %vpi_call 2 32 "$display", "Reset" {0 0 0};
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001998b9f29d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001998b9f2570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001998b9f35b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001998b9f2b10_0, 0;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f3010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f3010_0, 0, 1;
    %delay 1, 0;
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %vpi_call 2 46 "$display", "Send one byte after reset" {0 0 0};
    %vpi_func 2 47 "$random" 32, v000001998b9f2c50_0 {0 0 0};
    %pushi/vec4 127, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001998b9f3650_0, 0, 8;
    %vpi_func 2 48 "$random" 32, v000001998b9f2c50_0 {0 0 0};
    %pushi/vec4 16, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001998b9f26b0_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v000001998b9f3650_0;
    %store/vec4 v000001998b9f29d0_0, 0, 8;
    %load/vec4 v000001998b9f26b0_0;
    %store/vec4 v000001998b9f2570_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f3010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f3010_0, 0, 1;
    %delay 1, 0;
    %fork TD_SPI_Slave_tb.printRandomValues, S_000001998b9f43f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f2b10_0, 0, 1;
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %fork TD_SPI_Slave_tb.TransferByte, S_000001998b9f40d0;
    %join;
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f2b10_0, 0, 1;
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %vpi_call 2 71 "$display", "Reset and then send two bytes." {0 0 0};
    %vpi_func 2 73 "$random" 32, v000001998b9f2c50_0 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001998b9f3650_0, 0, 8;
    %vpi_func 2 74 "$random" 32, v000001998b9f2c50_0 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001998b9f26b0_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v000001998b9f3650_0;
    %store/vec4 v000001998b9f29d0_0, 0, 8;
    %load/vec4 v000001998b9f26b0_0;
    %store/vec4 v000001998b9f2570_0, 0, 8;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f3010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f3010_0, 0, 1;
    %delay 1, 0;
    %fork TD_SPI_Slave_tb.printRandomValues, S_000001998b9f43f0;
    %join;
    %vpi_func 2 87 "$random" 32, v000001998b9f2c50_0 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001998b9f3650_0, 0, 8;
    %vpi_func 2 88 "$random" 32, v000001998b9f2c50_0 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001998b9f26b0_0, 0, 8;
    %delay 1, 0;
    %load/vec4 v000001998b9f3650_0;
    %store/vec4 v000001998b9f29d0_0, 0, 8;
    %load/vec4 v000001998b9f26b0_0;
    %store/vec4 v000001998b9f2570_0, 0, 8;
    %fork TD_SPI_Slave_tb.printRandomValues, S_000001998b9f43f0;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f2b10_0, 0, 1;
    %vpi_call 2 96 "$display", "Registers at start." {0 0 0};
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %vpi_call 2 99 "$display", "Sending first byte." {0 0 0};
    %fork TD_SPI_Slave_tb.TransferByte, S_000001998b9f40d0;
    %join;
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %vpi_call 2 104 "$display", "Sending second byte." {0 0 0};
    %fork TD_SPI_Slave_tb.TransferByte, S_000001998b9f40d0;
    %join;
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f2b10_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f3010_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f3010_0, 0, 1;
    %vpi_call 2 117 "$display", "Dummy byte and mid load" {0 0 0};
    %vpi_func 2 118 "$random" 32, v000001998b9f2c50_0 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001998b9f3650_0, 0, 8;
    %vpi_func 2 119 "$random" 32, v000001998b9f2c50_0 {0 0 0};
    %pushi/vec4 255, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v000001998b9f26b0_0, 0, 8;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %fork TD_SPI_Slave_tb.printRandomValues, S_000001998b9f43f0;
    %join;
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f2b10_0, 0, 1;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000001998b9f3d30_0, 0, 32;
T_16.0 ;
    %load/vec4 v000001998b9f3d30_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_16.1, 5;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f35b0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f35b0_0, 0, 1;
    %load/vec4 v000001998b9f3d30_0;
    %subi 1, 0, 32;
    %store/vec4 v000001998b9f3d30_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %load/vec4 v000001998b9f3650_0;
    %store/vec4 v000001998b9f29d0_0, 0, 8;
    %load/vec4 v000001998b9f26b0_0;
    %store/vec4 v000001998b9f2570_0, 0, 8;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f35b0_0, 0, 1;
    %delay 5, 0;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001998b9f35b0_0, 0, 1;
    %vpi_call 2 141 "$display", "First byte" {0 0 0};
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %fork TD_SPI_Slave_tb.TransferByte, S_000001998b9f40d0;
    %join;
    %vpi_call 2 145 "$display", "Second byte" {0 0 0};
    %fork TD_SPI_Slave_tb.printRegisters, S_000001998b9f4580;
    %join;
    %fork TD_SPI_Slave_tb.printByteReceived, S_000001998b9f4260;
    %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001998b9f2b10_0, 0, 1;
    %end;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "SPI_Slave_tb.v";
    "Shift_Register.v";
    "SPI_Slave.v";
    "SCLK_Counter.v";
