#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sun Apr 17 06:39:27 2016
# Process ID: 14577
# Current directory: /home/boris/Documents/Active/CSCI3430 Project/csci3430.runs/copy_counter_synth_1
# Command line: vivado -log copy_counter.vds -mode batch -messageDb vivado.pb -notrace -source copy_counter.tcl
# Log file: /home/boris/Documents/Active/CSCI3430 Project/csci3430.runs/copy_counter_synth_1/copy_counter.vds
# Journal file: /home/boris/Documents/Active/CSCI3430 Project/csci3430.runs/copy_counter_synth_1/vivado.jou
#-----------------------------------------------------------
source copy_counter.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'copy_counter' generated file not found '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/copy_counter.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'copy_counter' generated file not found '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/copy_counter_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'copy_counter' generated file not found '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/copy_counter_stub.vhdl'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'copy_counter' generated file not found '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/copy_counter_sim_netlist.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'copy_counter' generated file not found '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/copy_counter_sim_netlist.vhdl'. Please regenerate to continue.
Command: synth_design -top copy_counter -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 977.523 ; gain = 145.918 ; free physical = 49 ; free virtual = 11820
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'copy_counter' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/synth/copy_counter.vhd:69]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:116' bound to instance 'U0' of component 'c_counter_binary_v12_0_8' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/synth/copy_counter.vhd:124]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-3491] module 'c_counter_binary_v12_0_8_viv' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1866' bound to instance 'i_synth' of component 'c_counter_binary_v12_0_8_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:163]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_v12_0_8_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-3491] module 'xbip_counter_v3_0_1_viv' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:1862' bound to instance 'i_xbip_counter' of component 'xbip_counter_v3_0_1_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:2103]
INFO: [Synth 8-638] synthesizing module 'xbip_counter_v3_0_1_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:1897]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-3491] module 'dsp48_counter' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:1235' bound to instance 'i_dsp' of component 'dsp48_counter' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:2042]
INFO: [Synth 8-638] synthesizing module 'dsp48_counter' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:1259]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_del_l' of component 'xbip_pipe_v3_0_1_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:1288]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv' (1#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_del_opmode' of component 'xbip_pipe_v3_0_1_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:1364]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized1' (1#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-3491] module 'xbip_dsp48e1_wrapper_v3_0' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1581' bound to instance 'i_dsp48e_wrap' of component 'xbip_dsp48e1_wrapper_v3_0' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:1383]
INFO: [Synth 8-638] synthesizing module 'xbip_dsp48e1_wrapper_v3_0' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1659]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1685]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1688]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1691]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1694]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1697]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1700]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1703]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1706]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1709]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1712]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1715]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1718]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1721]
INFO: [Synth 8-113] binding component instance 'i_primitive' to cell 'DSP48E1' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1896]
INFO: [Synth 8-256] done synthesizing module 'xbip_dsp48e1_wrapper_v3_0' (2#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_dsp48_wrapper_v3_0_4/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd:1659]
INFO: [Synth 8-256] done synthesizing module 'dsp48_counter' (3#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:1259]
INFO: [Synth 8-3491] module 'c_gate_bit_v12_0_1_viv' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2227' bound to instance 'i_gate' of component 'c_gate_bit_v12_0_1_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:2251]
INFO: [Synth 8-638] synthesizing module 'c_gate_bit_v12_0_1_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2267]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2287]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2288]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2289]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2290]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2291]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2292]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2293]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2294]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2295]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2296]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2297]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2298]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2301]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2304]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2307]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2310]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2313]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2316]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2319]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2322]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-3491] module 'c_gate_bit_tier' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2072' bound to instance 'i_tier' of component 'c_gate_bit_tier' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2501]
INFO: [Synth 8-638] synthesizing module 'c_gate_bit_tier' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2086]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:1578]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:1652]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:1664]
INFO: [Synth 8-3491] module 'c_gate_bit_tile' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:1758' bound to instance 'i_tile' of component 'c_gate_bit_tile' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2099]
INFO: [Synth 8-638] synthesizing module 'c_gate_bit_tile' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:1771]
INFO: [Synth 8-113] binding component instance 'i_mux' to cell 'MUXCY' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:1911]
INFO: [Synth 8-113] binding component instance 'i_mux' to cell 'MUXCY' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:1911]
INFO: [Synth 8-113] binding component instance 'i_mux' to cell 'MUXCY' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:1911]
INFO: [Synth 8-256] done synthesizing module 'c_gate_bit_tile' (4#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:1771]
INFO: [Synth 8-256] done synthesizing module 'c_gate_bit_tier' (5#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2086]
INFO: [Synth 8-256] done synthesizing module 'c_gate_bit_v12_0_1_viv' (6#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_gate_bit_v12_0_1/hdl/c_gate_bit_v12_0_vh_rfs.vhd:2267]
INFO: [Synth 8-3491] module 'xbip_pipe_v3_0_1_viv' declared at '/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:284' bound to instance 'i_del_fb' of component 'xbip_pipe_v3_0_1_viv' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:2284]
INFO: [Synth 8-638] synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:594]
WARNING: [Synth 8-312] ignoring unsynthesizable construct: assertion statement [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_utils_v3_0_5/hdl/xbip_utils_v3_0_vh_rfs.vhd:597]
INFO: [Synth 8-256] done synthesizing module 'xbip_pipe_v3_0_1_viv__parameterized3' (6#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_pipe_v3_0_1/hdl/xbip_pipe_v3_0_vh_rfs.vhd:309]
INFO: [Synth 8-256] done synthesizing module 'xbip_counter_v3_0_1_viv' (7#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/xbip_counter_v3_0_1/hdl/xbip_counter_v3_0_vh_rfs.vhd:1897]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8_viv' (8#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0_vh_rfs.vhd:1920]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_v12_0_8' (9#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/c_counter_binary_v12_0_8/hdl/c_counter_binary_v12_0.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'copy_counter' (10#1) [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/synth/copy_counter.vhd:69]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.898 ; gain = 191.293 ; free physical = 56 ; free virtual = 11564
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1022.898 ; gain = 191.293 ; free physical = 65 ; free virtual = 11558
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/copy_counter_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/copy_counter_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/boris/Documents/Active/CSCI3430 Project/csci3430.runs/copy_counter_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/boris/Documents/Active/CSCI3430 Project/csci3430.runs/copy_counter_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1249.586 ; gain = 0.000 ; free physical = 55 ; free virtual = 11305
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14721 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1249.586 ; gain = 417.980 ; free physical = 56 ; free virtual = 11271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1249.586 ; gain = 417.980 ; free physical = 56 ; free virtual = 11271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:39 . Memory (MB): peak = 1249.586 ; gain = 417.980 ; free physical = 56 ; free virtual = 11271
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1249.586 ; gain = 417.980 ; free physical = 48 ; free virtual = 11263
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1249.594 ; gain = 417.988 ; free physical = 57 ; free virtual = 11246
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1249.594 ; gain = 417.988 ; free physical = 49 ; free virtual = 11238
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 1249.594 ; gain = 417.988 ; free physical = 49 ; free virtual = 11238

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1257.594 ; gain = 425.988 ; free physical = 51 ; free virtual = 11229
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1257.594 ; gain = 425.988 ; free physical = 51 ; free virtual = 11229

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 1331.594 ; gain = 499.988 ; free physical = 59 ; free virtual = 11078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 59 ; free virtual = 11066
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 57 ; free virtual = 11065
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 57 ; free virtual = 11065

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:53 ; elapsed = 00:01:02 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 57 ; free virtual = 11065
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 65 ; free virtual = 10859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 65 ; free virtual = 10859
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 65 ; free virtual = 10859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 64 ; free virtual = 10859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:01:02 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 68 ; free virtual = 10860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 68 ; free virtual = 10860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |DSP48E1 |     1|
|2     |LUT2    |     2|
|3     |LUT5    |     1|
|4     |LUT6    |     2|
|5     |MUXCY   |     3|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 68 ; free virtual = 10860
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:45 ; elapsed = 00:00:51 . Memory (MB): peak = 1341.609 ; gain = 191.398 ; free physical = 57 ; free virtual = 10858
Synthesis Optimization Complete : Time (s): cpu = 00:00:54 ; elapsed = 00:01:03 . Memory (MB): peak = 1341.609 ; gain = 510.004 ; free physical = 57 ; free virtual = 10858
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/copy_counter_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/boris/Documents/Active/CSCI3430 Project/csci3430.srcs/sources_1/ip/copy_counter/copy_counter_ooc.xdc] for cell 'U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 57 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:01 . Memory (MB): peak = 1341.609 ; gain = 438.672 ; free physical = 769 ; free virtual = 11600
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
report_utilization: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1349.613 ; gain = 0.000 ; free physical = 767 ; free virtual = 11600
INFO: [Common 17-206] Exiting Vivado at Sun Apr 17 06:40:44 2016...
