// Seed: 1715725274
module module_0 (
    output uwire id_0,
    input  uwire id_1
);
  id_3 :
  assert property (@(posedge 1'b0) 1'd0)
  else $display;
  logic [7:0] id_4;
  assign id_4[1] = 1 ==? 1;
endmodule
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input tri id_2,
    output tri1 id_3,
    input wor id_4
    , id_8,
    inout tri module_1,
    input supply1 id_6
);
  assign id_5 = id_5;
  wire id_9;
  assign id_0 = 1;
  wand id_10, id_11 = 1;
  module_0(
      id_0, id_6
  );
endmodule
