// $Id: Bug_3936_Regression.idl 92835 2010-12-08 16:35:39Z johnnyw $

#include <Components.idl>

module Foo <typename T, sequence <T> TSeq>
{
  local interface Bar
  {
    void ope ();
  };
  porttype Write
  {
    provides Bar mybar;
  };
  connector MyBaseEvent
  {
    mirrorport Write supplier;
  };
};

module Foo <typename T, sequence <T> TSeq>
{
  connector MyConn : Typed::MyBaseEvent
  {
  };
};
