MUXF8 SELMUX2_1 NAND4B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} MUXF6_L {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND4B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} FDRE {REG_INIT FF_INIT} NAND4B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND4B4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR2B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR2B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LDPE REG_INIT MUXCY {SLICEM_CARRY4_AMUX SLICEL_CARRY4_AMUX} SRLC32E LUT_OR_MEM6 FDE_1 {REG_INIT FF_INIT} PULLUP PULL_OR_KEEP1 FDSE {REG_INIT FF_INIT} RAMS64E LUT_OR_MEM6 OR2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LDCE_1 REG_INIT BUFMRCE BUFMRCE_BUFMRCE ROM32X1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LDPE_1 REG_INIT IODELAYE1 {IDELAYE2_IDELAYE2 IDELAYE2_FINEDELAY_IDELAYE2_FINEDELAY} XORCY_D {SLICEM_CARRY4_AXOR SLICEL_CARRY4_AXOR} IDELAY {IDELAYE2_IDELAYE2 IDELAYE2_FINEDELAY_IDELAYE2_FINEDELAY} FDCE_1 {REG_INIT FF_INIT} FDR_1 {REG_INIT FF_INIT} BUF {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} BUFGMUX BUFGCTRL_BUFGCTRL FDPE_1 {REG_INIT FF_INIT} XORCY_L {SLICEM_CARRY4_AXOR SLICEL_CARRY4_AXOR} OR4B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} PHASER_IN {PHASER_IN_PHY_PHASER_IN_PHY PHASER_IN_PHASER_IN} OR4B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} RAMB18E1 {FIFO18E1_FIFO18E1 RAMB18E1_RAMB18E1} IN_FIFO IN_FIFO_IN_FIFO OR4B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR4B4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LDC_1 REG_INIT INV {LUT_OR_MEM5 LUT_OR_MEM6 INVERTER LUT5 LUT6} NOR2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LUT5_D {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} SRL16_1 {LUT_OR_MEM5 LUT_OR_MEM6} RAMB36E1 {RAMB36E1_RAMB36E1 RAMBFIFO36E1_RAMBFIFO36E1} BUFGCE_1 BUFGCTRL_BUFGCTRL LUT5_L {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} PHASER_REF PHASER_REF_PHASER_REF DNA_PORT DNA_PORT_DNA_PORT AND3B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LUT2_D {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND3B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND3B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LDP_1 REG_INIT ROM64X1 {LUT_OR_MEM6 LUT6} LUT2_L {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND5B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND5B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND5B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND5B4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND5B5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR3B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR3B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR3B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} PCIE_2_1 PCIE_2_1_PCIE_2_1 RAMD64E LUT_OR_MEM6 ICAPE2 ICAP_ICAP AND2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND2B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND2B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} FD_1 {REG_INIT FF_INIT} MMCME2_BASE MMCME2_ADV_MMCME2_ADV FDC_1 {REG_INIT FF_INIT} CFGLUT5 LUT_OR_MEM6 NAND2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} PLLE2_BASE PLLE2_ADV_PLLE2_ADV KEEPER PULL_OR_KEEP1 BUFGCE BUFGCTRL_BUFGCTRL SRL16E {LUT_OR_MEM5 LUT_OR_MEM6} FDS_1 {REG_INIT FF_INIT} LUT1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} BSCANE2 BSCAN_BSCAN IDELAYE2_FINEDELAY IDELAYE2_FINEDELAY_IDELAYE2_FINEDELAY LUT2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LUT3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LD_1 REG_INIT LUT4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR5B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} EFUSE_USR EFUSE_USR_EFUSE_USR USR_ACCESSE2 USR_ACCESS_USR_ACCESS LUT5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR5B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} FDCE {REG_INIT FF_INIT} DCIRESET DCIRESET_DCIRESET OR5B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LUT6 {LUT_OR_MEM6 LUT6} MMCME2_ADV MMCME2_ADV_MMCME2_ADV OR5B4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR5B5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} PHASER_IN_PHY PHASER_IN_PHY_PHASER_IN_PHY MUXCY_D {SLICEM_CARRY4_AMUX SLICEL_CARRY4_AMUX} FDP_1 {REG_INIT FF_INIT} OSERDESE2 OLOGICE2_TFF MULT_AND {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR2B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LUT6_D {LUT_OR_MEM6 LUT6} OR2B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} RAMS32 {LUT_OR_MEM5 LUT_OR_MEM6} SRLC16E LUT_OR_MEM6 DSP48E1 DSP48E1_DSP48E1 MUXCY_L {SLICEM_CARRY4_AMUX SLICEL_CARRY4_AMUX} XNOR2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} XNOR3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} XNOR4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} XNOR5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} SRL16E_1 {LUT_OR_MEM5 LUT_OR_MEM6} BUFGMUX_1 BUFGCTRL_BUFGCTRL LUT6_L {LUT_OR_MEM6 LUT6} LDCE REG_INIT SRLC16E_1 LUT_OR_MEM6 AND4B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LUT3_D {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND4B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} FIFO18E1 FIFO18E1_FIFO18E1 AND4B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} BUFG {BUFG_BUFG BUFGCTRL_BUFGCTRL} ODELAYE2 ODELAYE2_ODELAYE2 AND4B4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} BUFIO BUFIO_BUFIO BUFH BUFHCE_BUFHCE PLLE2_ADV PLLE2_ADV_PLLE2_ADV MUXF8_D SELMUX2_1 LUT3_L {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} FRAME_ECCE2 FRAME_ECC_FRAME_ECC BUFR BUFR_BUFR BUFGCTRL BUFGCTRL_BUFGCTRL MUXF8_L SELMUX2_1 FIFO36E1 {RAMBFIFO36E1_RAMBFIFO36E1 FIFO36E1_FIFO36E1} NOR4B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR4B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} MUXF5_D {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR4B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR4B4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} XOR2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} XOR3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} ODELAYE2_FINEDELAY {ODELAYE2_FINEDELAY_ODELAYE2_FINEDELAY ODELAYE2_ODELAYE2} IDELAYCTRL IDELAYCTRL_IDELAYCTRL XOR4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} ROM16X1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} XOR5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND3B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} MUXF5_L {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NAND3B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} SRL16 {LUT_OR_MEM5 LUT_OR_MEM6} NAND3B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} FDSE_1 {REG_INIT FF_INIT} LDC REG_INIT LDE REG_INIT FD {REG_INIT FF_INIT} GTXE2_CHANNEL GTXE2_CHANNEL_GTXE2_CHANNEL AND2B1L REG_INIT BUFMR BUFMRCE_BUFMRCE IDELAYE2 {IDELAYE2_IDELAYE2 IDELAYE2_FINEDELAY_IDELAYE2_FINEDELAY} LDP REG_INIT OUT_FIFO OUT_FIFO_OUT_FIFO BUFHCE BUFHCE_BUFHCE RAMD32 {LUT_OR_MEM5 LUT_OR_MEM6} PULLDOWN PULL_OR_KEEP1 FDC {REG_INIT FF_INIT} LDE_1 REG_INIT FDE {REG_INIT FF_INIT} IODELAY {IDELAYE2_IDELAYE2 IDELAYE2_FINEDELAY_IDELAYE2_FINEDELAY} XADC XADC_XADC GTXE2_COMMON GTXE2_COMMON_GTXE2_COMMON OR3B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR3B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR3B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} FDRE_1 {REG_INIT FF_INIT} PHY_CONTROL PHY_CONTROL_PHY_CONTROL FDP {REG_INIT FF_INIT} FDR {REG_INIT FF_INIT} FDS {REG_INIT FF_INIT} PHASER_OUT_PHY PHASER_OUT_PHY_PHASER_OUT_PHY AND5B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} SRLC16_1 LUT_OR_MEM6 LUT4_D {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND5B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} CARRY4 CARRY4 AND5B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND5B4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND5B5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} PHASER_OUT {PHASER_OUT_PHASER_OUT PHASER_OUT_PHY_PHASER_OUT_PHY} STARTUPE2 STARTUP_STARTUP CAPTUREE2 CAPTURE_CAPTURE SRLC16 LUT_OR_MEM6 LUT4_L {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} FDPE {REG_INIT FF_INIT} AND2B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LD REG_INIT LUT1_D {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} AND2B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} XORCY {SLICEM_CARRY4_AXOR SLICEL_CARRY4_AXOR} NOR5B1 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} OR2L REG_INIT NOR5B2 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} LUT1_L {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} MUXF6_D {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR5B3 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR5B4 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} NOR5B5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} MUXF5 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6} BUFIODQS BUFIO_BUFIO ISERDESE2 ILOGICE2_IFF MUXF6 {LUT_OR_MEM5 LUT_OR_MEM6 LUT5 LUT6}
