#! /home/luwangzilu/yongfu/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-66-gd67d3323a-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/system.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/v2005_math.vpi";
:vpi_module "/home/luwangzilu/yongfu/local/lib/ivl/va_math.vpi";
S_0x1cdc9c0 .scope module, "spi_dual_tb" "spi_dual_tb" 2 7;
 .timescale -9 -12;
P_0x1d234c0 .param/l "CLOCK_DIVIDER" 0 2 17, +C4<00000000000000000000000000000100>;
P_0x1d23500 .param/l "DATA_WIDTH" 0 2 11, +C4<00000000000000000000000000010000>;
P_0x1d23540 .param/l "DEFAULT_DATA_ENABLED" 0 2 18, +C4<00000000000000000000000000000000>;
P_0x1d23580 .param/str "DEFAULT_DATA_PATTERN" 0 2 19, "FFFF";
P_0x1d235c0 .param/l "DEFAULT_DATA_VALUE" 0 2 20, C4<1010010110100101>;
P_0x1d23600 .param/l "FIFO_DEPTH" 0 2 15, +C4<00000000000000000000000000010000>;
P_0x1d23640 .param/l "MAX_SLAVES" 0 2 16, +C4<00000000000000000000000000001000>;
P_0x1d23680 .param/l "MODE" 0 2 10, +C4<00000000000000000000000000000001>;
P_0x1d236c0 .param/l "MSB_FIRST" 0 2 14, +C4<00000000000000000000000000000001>;
P_0x1d23700 .param/l "NUM_SLAVES" 0 2 12, +C4<00000000000000000000000000000010>;
P_0x1d23740 .param/l "SLAVE_ACTIVE_LOW" 0 2 13, +C4<00000000000000000000000000000001>;
v0x1d0e310_0 .net "busy", 0 0, L_0x1d53140;  1 drivers
v0x1d51240_0 .var "clk", 0 0;
L_0x7f1ba9386258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d512e0_0 .net "irq", 0 0, L_0x7f1ba9386258;  1 drivers
v0x1d51380_0 .var "master_mode", 0 0;
v0x1d51450_0 .var "miso", 0 0;
v0x1d514f0_0 .net "miso_out", 0 0, L_0x1d529b0;  1 drivers
v0x1d515c0_0 .net "mosi", 0 0, L_0x1d52560;  1 drivers
v0x1d51690_0 .var "mosi_in", 0 0;
v0x1d51760_0 .var "rst_n", 0 0;
v0x1d51830_0 .net "rx_data", 15 0, L_0x1d52d80;  1 drivers
v0x1d51900_0 .net "rx_valid", 0 0, L_0x1d52ee0;  1 drivers
v0x1d519d0_0 .net "sclk", 0 0, L_0x1d52120;  1 drivers
v0x1d51aa0_0 .var "sclk_in", 0 0;
v0x1d51b70_0 .var "ss_in", 0 0;
v0x1d51c40_0 .net "ss_n", 1 0, L_0x1d52c40;  1 drivers
v0x1d51d10_0 .var "tx_data", 15 0;
v0x1d51de0_0 .net "tx_ready", 0 0, L_0x1d52fd0;  1 drivers
E_0x1d145b0 .event posedge, v0x1d50b60_0;
E_0x1d2cc50 .event negedge, v0x1d50b60_0;
S_0x1d08af0 .scope module, "dut" "spi_dual" 2 54, 3 6 0, S_0x1cdc9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "master_mode";
    .port_info 3 /OUTPUT 1 "sclk";
    .port_info 4 /OUTPUT 1 "mosi";
    .port_info 5 /INPUT 1 "miso";
    .port_info 6 /OUTPUT 2 "ss_n";
    .port_info 7 /INPUT 1 "sclk_in";
    .port_info 8 /INPUT 1 "mosi_in";
    .port_info 9 /OUTPUT 1 "miso_out";
    .port_info 10 /INPUT 1 "ss_in";
    .port_info 11 /OUTPUT 16 "rx_data";
    .port_info 12 /INPUT 16 "tx_data";
    .port_info 13 /OUTPUT 1 "rx_valid";
    .port_info 14 /OUTPUT 1 "tx_ready";
    .port_info 15 /INPUT 1 "tx_valid";
    .port_info 16 /OUTPUT 1 "busy";
    .port_info 17 /OUTPUT 1 "irq";
    .port_info 18 /INPUT 1 "irq_clear";
P_0x1d31c20 .param/l "CLOCK_DIVIDER" 0 3 14, +C4<00000000000000000000000000000100>;
P_0x1d31c60 .param/l "DATA_WIDTH" 0 3 8, +C4<00000000000000000000000000010000>;
P_0x1d31ca0 .param/l "DEFAULT_DATA_ENABLED" 0 3 15, +C4<00000000000000000000000000000000>;
P_0x1d31ce0 .param/str "DEFAULT_DATA_PATTERN" 0 3 16, "FFFF";
P_0x1d31d20 .param/l "DEFAULT_DATA_VALUE" 0 3 17, C4<1010010110100101>;
P_0x1d31d60 .param/l "FIFO_DEPTH" 0 3 12, +C4<00000000000000000000000000010000>;
P_0x1d31da0 .param/l "MAX_SLAVES" 0 3 13, +C4<00000000000000000000000000001000>;
P_0x1d31de0 .param/l "MODE" 0 3 7, +C4<00000000000000000000000000000001>;
P_0x1d31e20 .param/l "MSB_FIRST" 0 3 11, +C4<00000000000000000000000000000001>;
P_0x1d31e60 .param/l "NUM_SLAVES" 0 3 9, +C4<00000000000000000000000000000010>;
P_0x1d31ea0 .param/l "SLAVE_ACTIVE_LOW" 0 3 10, +C4<00000000000000000000000000000001>;
v0x1d0e410_0 .net *"_ivl_1", 0 0, L_0x1d51e80;  1 drivers
v0x1d0f610_0 .net *"_ivl_11", 0 0, L_0x1d52300;  1 drivers
L_0x7f1ba93860a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d0f6b0_0 .net/2u *"_ivl_12", 0 0, L_0x7f1ba93860a8;  1 drivers
v0x1cdc0d0_0 .net *"_ivl_14", 0 0, L_0x1d52420;  1 drivers
L_0x7f1ba93860f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d4ece0_0 .net/2u *"_ivl_16", 0 0, L_0x7f1ba93860f0;  1 drivers
L_0x7f1ba9386018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d4edc0_0 .net/2u *"_ivl_2", 0 0, L_0x7f1ba9386018;  1 drivers
L_0x7f1ba9386138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d4eea0_0 .net/2u *"_ivl_20", 0 0, L_0x7f1ba9386138;  1 drivers
v0x1d4ef80_0 .net *"_ivl_23", 0 0, L_0x1d52780;  1 drivers
L_0x7f1ba9386180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d4f060_0 .net/2u *"_ivl_24", 0 0, L_0x7f1ba9386180;  1 drivers
v0x1d4f140_0 .net *"_ivl_26", 0 0, L_0x1d52820;  1 drivers
L_0x7f1ba93861c8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1d4f220_0 .net/2u *"_ivl_30", 3 0, L_0x7f1ba93861c8;  1 drivers
L_0x7f1ba9386210 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x1d4f300_0 .net/2u *"_ivl_32", 3 0, L_0x7f1ba9386210;  1 drivers
v0x1d4f3e0_0 .net *"_ivl_34", 3 0, L_0x1d52af0;  1 drivers
v0x1d4f4c0_0 .net *"_ivl_4", 0 0, L_0x1d51f80;  1 drivers
L_0x7f1ba9386060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d4f5a0_0 .net/2u *"_ivl_6", 0 0, L_0x7f1ba9386060;  1 drivers
v0x1d4f680_0 .net "busy", 0 0, L_0x1d53140;  alias, 1 drivers
v0x1d4f740_0 .net "clk", 0 0, v0x1d51240_0;  1 drivers
v0x1d4f800_0 .var "default_data", 15 0;
v0x1d4f8e0_0 .net "irq", 0 0, L_0x7f1ba9386258;  alias, 1 drivers
L_0x7f1ba93862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1d4f9a0_0 .net "irq_clear", 0 0, L_0x7f1ba93862a0;  1 drivers
v0x1d4fa60_0 .var "master_busy", 0 0;
v0x1d4fb20_0 .net "master_mode", 0 0, v0x1d51380_0;  1 drivers
v0x1d4fbe0_0 .var "master_rx_data_buffer", 15 0;
v0x1d4fcc0_0 .var "master_rx_valid_buffer", 0 0;
v0x1d4fd80_0 .var "master_sclk_counter", 7 0;
v0x1d4fe60_0 .var "master_sclk_en", 0 0;
v0x1d4ff20_0 .var "master_start_rx", 0 0;
v0x1d4ffe0_0 .var "master_start_tx", 0 0;
v0x1d500a0_0 .var "master_tx_ready_buffer", 0 0;
v0x1d50160_0 .net "miso", 0 0, v0x1d51450_0;  1 drivers
v0x1d50220_0 .net "miso_out", 0 0, L_0x1d529b0;  alias, 1 drivers
v0x1d502e0_0 .net "mosi", 0 0, L_0x1d52560;  alias, 1 drivers
v0x1d503a0_0 .net "mosi_in", 0 0, v0x1d51690_0;  1 drivers
v0x1d50460_0 .net "rst_n", 0 0, v0x1d51760_0;  1 drivers
v0x1d50520_0 .net "rx_data", 15 0, L_0x1d52d80;  alias, 1 drivers
v0x1d50600_0 .net "rx_valid", 0 0, L_0x1d52ee0;  alias, 1 drivers
v0x1d506c0_0 .net "sclk", 0 0, L_0x1d52120;  alias, 1 drivers
v0x1d50780_0 .net "sclk_in", 0 0, v0x1d51aa0_0;  1 drivers
v0x1d50840_0 .var "slave_busy_buffer", 0 0;
v0x1d50900_0 .var "slave_rx_data_buffer", 15 0;
v0x1d509e0_0 .var "slave_rx_valid_buffer", 0 0;
v0x1d50aa0_0 .var "slave_tx_ready_buffer", 0 0;
v0x1d50b60_0 .net "ss_in", 0 0, v0x1d51b70_0;  1 drivers
v0x1d50c20_0 .net "ss_n", 1 0, L_0x1d52c40;  alias, 1 drivers
v0x1d50d00_0 .net "tx_data", 15 0, v0x1d51d10_0;  1 drivers
v0x1d50de0_0 .net "tx_ready", 0 0, L_0x1d52fd0;  alias, 1 drivers
v0x1d50ea0_0 .net "tx_valid", 0 0, L_0x1d52fd0;  alias, 1 drivers
E_0x1d31210/0 .event negedge, v0x1d50460_0;
E_0x1d31210/1 .event posedge, v0x1d4f740_0;
E_0x1d31210 .event/or E_0x1d31210/0, E_0x1d31210/1;
L_0x1d51e80 .part v0x1d4fd80_0, 7, 1;
L_0x1d51f80 .functor MUXZ 1, L_0x7f1ba9386018, L_0x1d51e80, v0x1d4fe60_0, C4<>;
L_0x1d52120 .functor MUXZ 1, L_0x7f1ba9386060, L_0x1d51f80, v0x1d51380_0, C4<>;
L_0x1d52300 .part v0x1d51d10_0, 0, 1;
L_0x1d52420 .functor MUXZ 1, L_0x7f1ba93860a8, L_0x1d52300, v0x1d4ffe0_0, C4<>;
L_0x1d52560 .functor MUXZ 1, L_0x7f1ba93860f0, L_0x1d52420, v0x1d51380_0, C4<>;
L_0x1d52780 .part v0x1d4f800_0, 0, 1;
L_0x1d52820 .functor MUXZ 1, L_0x7f1ba9386180, L_0x1d52780, v0x1d50aa0_0, C4<>;
L_0x1d529b0 .functor MUXZ 1, L_0x1d52820, L_0x7f1ba9386138, v0x1d51380_0, C4<>;
L_0x1d52af0 .functor MUXZ 4, L_0x7f1ba9386210, L_0x7f1ba93861c8, v0x1d51380_0, C4<>;
L_0x1d52c40 .part L_0x1d52af0, 0, 2;
L_0x1d52d80 .functor MUXZ 16, v0x1d50900_0, v0x1d4fbe0_0, v0x1d51380_0, C4<>;
L_0x1d52ee0 .functor MUXZ 1, v0x1d509e0_0, v0x1d4fcc0_0, v0x1d51380_0, C4<>;
L_0x1d52fd0 .functor MUXZ 1, v0x1d50aa0_0, v0x1d500a0_0, v0x1d51380_0, C4<>;
L_0x1d53140 .functor MUXZ 1, v0x1d50840_0, v0x1d4fa60_0, v0x1d51380_0, C4<>;
    .scope S_0x1d08af0;
T_0 ;
    %wait E_0x1d31210;
    %load/vec4 v0x1d50460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 42405, 0, 16;
    %assign/vec4 v0x1d4f800_0, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x1d08af0;
T_1 ;
    %wait E_0x1d31210;
    %load/vec4 v0x1d50460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d4fa60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d4fe60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d4ff20_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1d4fb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1d50ea0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x1d4fa60_0;
    %nor/r;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d4fa60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d4fe60_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d4ffe0_0, 0;
T_1.5 ;
    %load/vec4 v0x1d4fe60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %load/vec4 v0x1d4fd80_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x1d4fd80_0, 0;
T_1.7 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1d08af0;
T_2 ;
    %wait E_0x1d31210;
    %load/vec4 v0x1d50460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d50840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d509e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d50aa0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1d4fb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1d50b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d50840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d50aa0_0, 0;
    %load/vec4 v0x1d4f800_0;
    %assign/vec4 v0x1d50900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x1d509e0_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d50840_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d509e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x1d50aa0_0, 0;
T_2.5 ;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1cdc9c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d51240_0, 0, 1;
T_3.0 ;
    %delay 10000, 0;
    %load/vec4 v0x1d51240_0;
    %inv;
    %store/vec4 v0x1d51240_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1cdc9c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d51760_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d51380_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1d51d10_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d51450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d51aa0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d51690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d51b70_0, 0, 1;
    %delay 100000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1d51760_0, 0, 1;
    %delay 200000, 0;
    %vpi_call 2 97 "$display", "=== SPI Dual Mode RTL Testbench Starting ===" {0 0 0};
    %vpi_call 2 98 "$display", "Configuration: Mode %d, %d-bit data, Dual mode", P_0x1d23680, P_0x1d23500 {0 0 0};
    %vpi_call 2 101 "$display", "--- Testing Master Mode ---" {0 0 0};
    %pushi/vec4 43605, 0, 16;
    %store/vec4 v0x1d51d10_0, 0, 16;
    %vpi_call 2 105 "$display", "TX Data: 0x%h", v0x1d51d10_0 {0 0 0};
    %delay 50000, 0;
    %delay 1000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d51380_0, 0, 1;
    %vpi_call 2 111 "$display", "--- Switched to Slave Mode ---" {0 0 0};
T_4.0 ;
    %wait E_0x1d2cc50;
    %vpi_call 2 116 "$display", "--- Slave Mode Active - Responding to Master ---" {0 0 0};
    %wait E_0x1d145b0;
    %vpi_call 2 118 "$display", "\342\234\223 Slave Transaction Complete" {0 0 0};
    %delay 500000, 0;
    %jmp T_4.0;
T_4.1 ;
    %vpi_call 2 122 "$display", "=== All Dual Mode Tests Completed Successfully ===" {0 0 0};
    %vpi_call 2 123 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1cdc9c0;
T_5 ;
    %vpi_call 2 128 "$dumpfile", "spi_waveform.vcd" {0 0 0};
    %vpi_call 2 129 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x1cdc9c0 {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "results/issue-dual_mode_fix_test/dual_mode_fix_test_tb.v";
    "results/issue-dual_mode_fix_test/dual_mode_fix_test.v";
