/******************************************************************************
*
* Copyright (C) 2009 - 2014 Xilinx, Inc.  All rights reserved.
*
* Permission is hereby granted, free of charge, to any person obtaining a copy
* of this software and associated documentation files (the "Software"), to deal
* in the Software without restriction, including without limitation the rights
* to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
* copies of the Software, and to permit persons to whom the Software is
* furnished to do so, subject to the following conditions:
*
* The above copyright notice and this permission notice shall be included in
* all copies or substantial portions of the Software.
*
* Use of the Software is limited solely to applications:
* (a) running on a Xilinx device, or
* (b) that interact with a Xilinx device through a bus or interconnect.
*
* THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
* IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
* FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL
* XILINX  BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
* WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF
* OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
* SOFTWARE.
*
* Except as contained in this notice, the name of the Xilinx shall not be used
* in advertising or otherwise to promote the sale, use or other dealings in
* this Software without prior written authorization from Xilinx.
*
******************************************************************************/

/*
 * helloworld.c: simple test application
 *
 * This application configures UART 16550 to baud rate 9600.
 * PS7 UART (Zynq) is not initialized by this application, since
 * bootrom/bsp configures it to baud rate 115200
 *
 * ------------------------------------------------
 * | UART TYPE   BAUD RATE                        |
 * ------------------------------------------------
 *   uartns550   9600
 *   uartlite    Configurable only in HW design
 *   ps7_uart    115200 (configured by bootrom/bsp)
 */
#include <stdio.h>
#include <math.h>

#include "xil_printf.h"
#include "xparameters.h"
#include <xtime_l.h>

#include "xyolo_conv_top.h"
#include "xyolo_max_pool_top.h"
#include "xaxidma.h"
#include "xaxis_switch.h"

#include "layer_input.h"
#include "layer_output_sdk.h"
#include "layer_parameter.h"
#include "weight_file_pad.h"

//#include "yolo_fp.h"
XYolo_conv_top yolo_conv_top;
XYolo_conv_top_Config *yolo_conv_top_cfg;

XYolo_max_pool_top yolo_max_pool_top;
XYolo_max_pool_top_Config *yolo_max_pool_top_cfg;

XAxiDma axiDMA;
XAxiDma_Config *axiDMA_cfg;

XAxis_Switch axis_switch0,axi_switch1;
XAxis_Switch_Config *axis_switch0_cfg,*axi_switch1_cfg;




void initPeripherals()
{
	printf("Initializing yolo_conv_top\n");
	yolo_conv_top_cfg = XYolo_conv_top_LookupConfig(XPAR_YOLO_CONV_TOP_0_DEVICE_ID);
	if(yolo_conv_top_cfg)
	{
		int status = XYolo_conv_top_CfgInitialize(&yolo_conv_top,yolo_conv_top_cfg);
		if(status != XST_SUCCESS)
		{
			printf("Error initializing yolo_conv_top core\n");
		}
	}

	printf("Initializing yolo_max_pool_top\n");
	yolo_max_pool_top_cfg = XYolo_max_pool_top_LookupConfig(XPAR_YOLO_MAX_POOL_TOP_0_DEVICE_ID);
	if(yolo_max_pool_top_cfg)
	{
		int status = XYolo_max_pool_top_CfgInitialize(&yolo_max_pool_top,yolo_max_pool_top_cfg);
		if(status != XST_SUCCESS)
		{
			printf("Error initializing yolo_max_pool_top core\n");
		}
	}

	printf("Initializing axis switches\n");
	axis_switch0_cfg = XAxisScr_LookupConfig(XPAR_AXIS_SWITCH_0_DEVICE_ID);
	if(axis_switch0_cfg)
	{
		int status = XAxisScr_CfgInitialize(&axis_switch0,axis_switch0_cfg,XPAR_AXIS_SWITCH_0_BASEADDR);
		if(status != XST_SUCCESS)
		{
			printf("Error initializing axis switch 0\n");
		}
	}
	axis_switch0_cfg = XAxisScr_LookupConfig(XPAR_AXIS_SWITCH_0_DEVICE_ID);
	if(axis_switch0_cfg)
	{
		int status = XAxisScr_CfgInitialize(&axis_switch0,axis_switch0_cfg);
		if(status != XST_SUCCESS)
		{
			printf("Error initializing axis switch 0\n");
		}
	}


	printf("Initializing AxiDMA\n");
	axiDMA_cfg = XAxiDma_LookupConfig(XPAR_AXIDMA_0_DEVICE_ID);
	if(axiDMA_cfg)
	{
		int status = XAxiDma_CfgInitialize(&axiDMA,axiDMA_cfg);
		if(status != XST_SUCCESS)
		{
			printf("Error initializing AxiDMA core\n");
		}
	}

	XAxiDma_IntrDisable(&axiDMA,XAXIDMA_IRQ_ALL_MASK,XAXIDMA_DEVICE_TO_DMA);
	XAxiDma_IntrDisable(&axiDMA,XAXIDMA_IRQ_ALL_MASK,XAXIDMA_DMA_TO_DEVICE);



}
short layer_output_hls[POOL_OUTPUT_WIDTH*POOL_OUTPUT_HEIGHT*POOL_OUTPUT_CHANNEL];

int main()
{
    //standard axi stream programme

	XTime tEnd, tStart;
	int time_used_hw;

    initPeripherals();

    XTime_GetTime(&tStart);

    XYolo_conv_top_Set_output_ch_V(&yolo_conv_top,CONV_OUTPUT_CHANNEL);
    XYolo_conv_top_Set_input_ch_V(&yolo_conv_top,CONV_INPUT_CHANNEL);
    XYolo_conv_top_Set_fold_output_ch_V(&yolo_conv_top,CONV_OUTPUT_CHANNEL/4);
    XYolo_conv_top_Set_fold_input_ch_V(&yolo_conv_top,(CONV_INPUT_CHANNEL+3)/4);
    XYolo_conv_top_Set_input_h_V(&yolo_conv_top,CONV_INPUT_HEIGHT);
    XYolo_conv_top_Set_input_w_V(&yolo_conv_top,CONV_INPUT_WIDTH);
    XYolo_conv_top_Set_real_input_h_V(&yolo_conv_top,CONV_REAL_INPUT_HEIGHT);
    XYolo_conv_top_Set_leaky_V(&yolo_conv_top,CONV_LEAKY);
    XYolo_conv_top_Set_fold_win_area_V(&yolo_conv_top,(CONV_KERNEL_DIM*CONV_KERNEL_DIM+3)/4);


    XYolo_max_pool_top_Set_output_h_V(&yolo_max_pool_top,POOL_OUTPUT_HEIGHT+POOL_OUT_PAD);
    XYolo_max_pool_top_Set_output_w_V(&yolo_max_pool_top,POOL_OUTPUT_WIDTH+POOL_OUT_PAD);
    XYolo_max_pool_top_Set_input_h_V(&yolo_max_pool_top,POOL_INPUT_HEIGHT-2*POOL_IN_PAD);
    XYolo_max_pool_top_Set_input_w_V(&yolo_max_pool_top,POOL_INPUT_WIDTH-2*POOL_IN_PAD);
    XYolo_max_pool_top_Set_input_fold_ch_V(&yolo_max_pool_top,POOL_INPUT_CHANNEL/4);
    XYolo_max_pool_top_Set_stride_V(&yolo_max_pool_top,POOL_STRIDE);

    XYolo_conv_top_Start(&yolo_conv_top);
    XYolo_max_pool_top_Start(&yolo_max_pool_top);

    Xil_DCacheFlushRange((u32)kernel_weight_fp_bits_pad,(CONV_KERNEL_DIM*CONV_KERNEL_DIM+3)*CONV_INPUT_CHANNEL*CONV_OUTPUT_CHANNEL*sizeof(short));
    XAxiDma_SimpleTransfer(&axiDMA,(u32)kernel_weight_fp_bits_pad,(CONV_KERNEL_DIM*CONV_KERNEL_DIM+3)*CONV_INPUT_CHANNEL*CONV_OUTPUT_CHANNEL*sizeof(short),XAXIDMA_DMA_TO_DEVICE);
    while(XAxiDma_Busy(&axiDMA,XAXIDMA_DMA_TO_DEVICE));
    Xil_DCacheFlushRange((u32)kernel_bias_fp_bits_pad,CONV_OUTPUT_CHANNEL*sizeof(short));
    XAxiDma_SimpleTransfer(&axiDMA,(u32)kernel_bias_fp_bits_pad,CONV_OUTPUT_CHANNEL*sizeof(short),XAXIDMA_DMA_TO_DEVICE);
    while(XAxiDma_Busy(&axiDMA,XAXIDMA_DMA_TO_DEVICE));

    Xil_DCacheFlushRange((u32)layer_input,(CONV_INPUT_WIDTH-2*CONV_PAD)*(CONV_INPUT_HEIGHT-2*CONV_PAD)*(4)*sizeof(short));
    Xil_DCacheFlushRange((u32)layer_output_hls,POOL_OUTPUT_WIDTH*POOL_OUTPUT_HEIGHT*POOL_OUTPUT_CHANNEL*sizeof(short));

   // printf("Sending data to IP core slave\n");
    XAxiDma_SimpleTransfer(&axiDMA,(u32)layer_input,(CONV_INPUT_WIDTH-2*CONV_PAD)*(CONV_INPUT_HEIGHT-2*CONV_PAD)*(4)*sizeof(short),XAXIDMA_DMA_TO_DEVICE);

	//printf("Get data\n");
	XAxiDma_SimpleTransfer(&axiDMA,(u32)layer_output_hls,POOL_OUTPUT_WIDTH*POOL_OUTPUT_HEIGHT*POOL_OUTPUT_CHANNEL*sizeof(short),XAXIDMA_DEVICE_TO_DMA);
	while(XAxiDma_Busy(&axiDMA,XAXIDMA_DEVICE_TO_DMA));

	Xil_DCacheInvalidateRange((u32)layer_output_hls,POOL_OUTPUT_WIDTH*POOL_OUTPUT_HEIGHT*POOL_OUTPUT_CHANNEL*sizeof(short));

	while(!XYolo_max_pool_top_IsDone(&yolo_max_pool_top));
    XTime_GetTime(&tEnd);

	printf("Calculation complete\n");
    time_used_hw = 1.0*((tEnd-tStart)*1000000)/(COUNTS_PER_SECOND);
    xil_printf("***%d(us)***\n\r", time_used_hw);

	for(int idx=0;idx<POOL_OUTPUT_WIDTH*POOL_OUTPUT_HEIGHT*POOL_OUTPUT_CHANNEL;idx++)
	{
		short ref = layer_output_sdk[idx];
		short get = layer_output_hls[idx];

		if(abs(ref-get)<64)
		{
			continue;
		}
		else
		{

			printf("Recv[%d]=%hd,Ref=%hd\n",idx,get,ref);
		}

	}

	printf("End\n");

    return 0;
}
