<div id="pf144" class="pf w0 h0" data-page-no="144"><div class="pc pc144 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg144.png"/><div class="t m0 xb9 h72 y1d03 ff2 fsd fc0 sc0 ls0 ws253">Bit <span class="ws24f v0">15 14 13 12 11 10<span class="_ _142"> </span>9<span class="_ _163"> </span>8<span class="_ _163"> </span>7<span class="_ _5b"> </span>6<span class="_ _163"> </span>5<span class="_ _5b"> </span>4<span class="_ _163"> </span>3<span class="_ _163"> </span>2<span class="_ _5b"> </span>1<span class="_ _163"> </span>0</span></div><div class="t m0 x50 h71 y1d04 ff2 fsd fc0 sc0 ls1be">R<span class="fs4 ls0 v11">0</span></div><div class="t m2 x136 h7 y1d05 ff2 fs4 fc0 sc0 ls0">ACOMP1</div><div class="t m2 x134 h7 y1d05 ff2 fs4 fc0 sc0 ls0">ACOMP0</div><div class="t m0 x91 h1d y1d06 ff2 fsd fc0 sc0 ls0">W</div><div class="t m0 x2c h7 y1d07 ff2 fs4 fc0 sc0 ls0 ws251">Reset <span class="ws252 v1b">0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0</span></div><div class="t m0 x19 h9 y1d08 ff1 fs2 fc0 sc0 ls0 ws0">MTBDWT_TBCTRL field descriptions</div><div class="t m0 x12c h10 y1d09 ff1 fs4 fc0 sc0 ls0 ws261">Field Description</div><div class="t m0 x95 h7 yceb ff2 fs4 fc0 sc0 ls0">31–28</div><div class="t m0 x33 h7 y1d0a ff2 fs4 fc0 sc0 ls0">NUMCOMP</div><div class="t m0 x83 h7 yceb ff2 fs4 fc0 sc0 ls0 ws0">Number of Comparators</div><div class="t m0 x83 h7 y1101 ff2 fs4 fc0 sc0 ls0 ws0">This read-only field specifies the number of comparators in the MTB_DWT. This implementation includes</div><div class="t m0 x83 h7 y1d0b ff2 fs4 fc0 sc0 ls0 ws0">two registers.</div><div class="t m0 x3a h7 y1d0c ff2 fs4 fc0 sc0 ls0">27–2</div><div class="t m0 x91 h7 y11ae ff2 fs4 fc0 sc0 ls0">Reserved</div><div class="t m0 x83 h7 y1d0c ff2 fs4 fc0 sc0 ls0 ws0">This field is reserved.</div><div class="t m0 x83 h7 y11ae ff2 fs4 fc0 sc0 ls0 ws0">This read-only field is reserved and always has the value 0.</div><div class="t m0 x97 h7 y1d0d ff2 fs4 fc0 sc0 ls0">1</div><div class="t m0 x91 h7 y12df ff2 fs4 fc0 sc0 ls0">ACOMP1</div><div class="t m0 x83 h7 y1d0d ff2 fs4 fc0 sc0 ls0 ws0">Action based on Comparator 1 match</div><div class="t m0 x83 h7 ycf2 ff2 fs4 fc0 sc0 ls0 ws0">When the MTBDWT_FCT1[MATCHED] is set, it indicates MTBDWT_COMP1 address compare has</div><div class="t m0 x83 h7 yd1a ff2 fs4 fc0 sc0 ls0 ws0">triggered and the trace buffer&apos;s recording state is changed.</div><div class="t m0 x83 h7 y172d ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Trigger TSTOP based on the assertion of MTBDWT_FCT1[MATCHED].</div><div class="t m0 x83 h7 y1d0e ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Trigger TSTART based on the assertion of MTBDWT_FCT1[MATCHED].</div><div class="t m0 x97 h7 y11b5 ff2 fs4 fc0 sc0 ls0">0</div><div class="t m0 x91 h7 y1d0f ff2 fs4 fc0 sc0 ls0">ACOMP0</div><div class="t m0 x83 h7 y11b5 ff2 fs4 fc0 sc0 ls0 ws0">Action based on Comparator 0 match</div><div class="t m0 x83 h7 yd1e ff2 fs4 fc0 sc0 ls0 ws0">When the MTBDWT_FCT0[MATCHED] is set, it indicates MTBDWT_COMP0 address compare has</div><div class="t m0 x83 h7 y60d ff2 fs4 fc0 sc0 ls0 ws0">triggered and the trace buffer&apos;s recording state is changed. The assertion of MTBDWT_FCT0[MATCHED]</div><div class="t m0 x83 h7 y60e ff2 fs4 fc0 sc0 ls0 ws0">is caused by the following conditions:</div><div class="t m0 xd0 h7 y60f ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Address match in MTBDWT_COMP0 when MTBDWT_FCT0[DATAVMATCH] = 0</div><div class="t m0 xd0 h7 y610 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Data match in MTBDWT_COMP0 when MTBDWT_FCT0[DATAVMATCH, DATAVADDR0] = {1,0}</div><div class="t m0 xd0 h7 y611 ff2 fs4 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Data match in MTBDWT_COMP0 and address match in MTBDWT_COMP1 when</div><div class="t m0 x147 h7 y16a9 ff2 fs4 fc0 sc0 ls0 ws0">MTBDWT_FCT0[DATAVMATCH, DATAVADDR0] = {1,1}</div><div class="t m0 x83 h7 y16ab ff2 fs4 fc0 sc0 ls0 ws0">0<span class="_ _28"> </span>Trigger TSTOP based on the assertion of MTBDWT_FCT0[MATCHED].</div><div class="t m0 x83 h7 y1d10 ff2 fs4 fc0 sc0 ls0 ws0">1<span class="_ _28"> </span>Trigger TSTART based on the assertion of MTBDWT_FCT0[MATCHED].</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memory Map and Register Definition</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">324<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf144" data-dest-detail='[324,"XYZ",null,481.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:288.675000px;bottom:671.100000px;width:5.004000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf144" data-dest-detail='[324,"XYZ",null,454.85,null]'><div class="d m1" style="border-style:none;position:absolute;left:509.029000px;bottom:627.347000px;width:9.000000px;height:38.007000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf144" data-dest-detail='[324,"XYZ",null,373.35,null]'><div class="d m1" style="border-style:none;position:absolute;left:538.677000px;bottom:627.347000px;width:9.000000px;height:38.007000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
