# RISC-V-SoC-Tapeout-Program-VSD
![RISC-V](https://img.shields.io/badge/RISC--V-OpenSource-blue?logo=riscv&logoColor=white)
![Ubuntu](https://img.shields.io/badge/Ubuntu-25.04-orange?logo=ubuntu&logoColor=white)
![VSD](https://img.shields.io/badge/VSD-SoC%20Labs-green)
![India](https://img.shields.io/badge/Made%20in-India-saffron?logo=india&logoColor=white)

Bits to Silicon: My SoC Labs Story
# VSD SoC Labs Journey

This repository tracks my SoC Labs work from Week 0 onwards: tool installation, learning, mistakes, and growth.  

---

### üéØ Purpose

- To record each week‚Äôs tasks, results, and learning.
- To keep everything reproducible: screenshots, logs, scripts, designs.
- To look back later and see what I struggled with, what I nailed.

---
### üìÖ Progress Table  

| Week   | Status       | Notes                      |
|--------|--------------|-----------------------------|
| Week 0 | ‚úÖ Completed | Environment & Tools Setup    |

---

## üôè Acknowledgments  

I would like to thank:  
- **VSD (VLSI System Design) Team** for providing the open-source SoC Labs platform.  
- **Kunal Ghosh Sir** for his guidance and mentorship throughout the program.  
- **IIT Gandhinagar** for supporting the initiative and enabling open-source chip design learning.  
![IIT Gandhinagar](https://img.shields.io/badge/IIT-Gandhinagar-blue?style=for-the-badge&logo=google-scholar&logoColor=white)
![VSD](https://img.shields.io/badge/VSD-SoC%20Labs-orange?style=for-the-badge&logo=vercel&logoColor=white)
