{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition " "Info: Version 9.1 Build 304 01/25/2010 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Apr 22 16:19:01 2015 " "Info: Processing started: Wed Apr 22 16:19:01 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sram16 -c sram16 --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off sram16 -c sram16 --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sr_latch.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file sr_latch.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SR_Latch-arch " "Info: Found design unit 1: SR_Latch-arch" {  } { { "SR_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/SR_Latch.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SR_Latch " "Info: Found entity 1: SR_Latch" {  } { { "SR_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/SR_Latch.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_sr_latch.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file control_sr_latch.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Control_SR_Latch-arch " "Info: Found design unit 1: Control_SR_Latch-arch" {  } { { "Control_SR_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/Control_SR_Latch.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Control_SR_Latch " "Info: Found entity 1: Control_SR_Latch" {  } { { "Control_SR_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/Control_SR_Latch.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_latch.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file d_latch.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Latch-arch " "Info: Found design unit 1: D_Latch-arch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 D_Latch " "Info: Found entity 1: D_Latch" {  } { { "D_Latch.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/D_Latch.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_slave_dff.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file master_slave_dff.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Master_Slave_DFF-arch " "Info: Found design unit 1: Master_Slave_DFF-arch" {  } { { "Master_Slave_DFF.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/Master_Slave_DFF.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Master_Slave_DFF " "Info: Found entity 1: Master_Slave_DFF" {  } { { "Master_Slave_DFF.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/Master_Slave_DFF.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_cell.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_cell.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_cell-arch " "Info: Found design unit 1: sram_cell-arch" {  } { { "sram_cell.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram_cell.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram_cell " "Info: Found entity 1: sram_cell" {  } { { "sram_cell.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram_cell.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram_register.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram_register-arch " "Info: Found design unit 1: sram_register-arch" {  } { { "sram_register.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram_register.vhdl" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram_register " "Info: Found entity 1: sram_register" {  } { { "sram_register.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram_register.vhdl" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode4to16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode4to16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode4to16-arch " "Info: Found design unit 1: decode4to16-arch" {  } { { "decode4to16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/decode4to16.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode4to16 " "Info: Found entity 1: decode4to16" {  } { { "decode4to16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/decode4to16.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decode7seg.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file decode7seg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decode7seg-arch " "Info: Found design unit 1: decode7seg-arch" {  } { { "decode7seg.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/decode7seg.vhdl" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 decode7seg " "Info: Found entity 1: decode7seg" {  } { { "decode7seg.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/decode7seg.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram16.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file sram16.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sram16-arch " "Info: Found design unit 1: sram16-arch" {  } { { "sram16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram16.vhdl" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 sram16 " "Info: Found entity 1: sram16" {  } { { "sram16.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram16.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sram.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Info: Found entity 1: sram" {  } { { "sram.bdf" "" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "completesram.vhdl 2 1 " "Info: Found 2 design units, including 1 entities, in source file completesram.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 completeSRAM-arch " "Info: Found design unit 1: completeSRAM-arch" {  } { { "completeSRAM.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/completeSRAM.vhdl" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 completeSRAM " "Info: Found entity 1: completeSRAM" {  } { { "completeSRAM.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/completeSRAM.vhdl" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sram " "Info: Elaborating entity \"sram\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_register sram_register:inst " "Info: Elaborating entity \"sram_register\" for hierarchy \"sram_register:inst\"" {  } { { "sram.bdf" "inst" { Schematic "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram.bdf" { { 32 376 576 160 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram_cell sram_register:inst\|sram_cell:cell0 " "Info: Elaborating entity \"sram_cell\" for hierarchy \"sram_register:inst\|sram_cell:cell0\"" {  } { { "sram_register.vhdl" "cell0" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram_register.vhdl" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notOut sram_cell.vhdl(16) " "Warning (10036): Verilog HDL or VHDL warning at sram_cell.vhdl(16): object \"notOut\" assigned a value but never read" {  } { { "sram_cell.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram_cell.vhdl" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Master_Slave_DFF sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell " "Info: Elaborating entity \"Master_Slave_DFF\" for hierarchy \"sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\"" {  } { { "sram_cell.vhdl" "cell" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/sram_cell.vhdl" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notInter Master_Slave_DFF.vhdl(16) " "Warning (10036): Verilog HDL or VHDL warning at Master_Slave_DFF.vhdl(16): object \"notInter\" assigned a value but never read" {  } { { "Master_Slave_DFF.vhdl" "" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/Master_Slave_DFF.vhdl" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Latch sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master " "Info: Elaborating entity \"D_Latch\" for hierarchy \"sram_register:inst\|sram_cell:cell0\|Master_Slave_DFF:cell\|D_Latch:Master\"" {  } { { "Master_Slave_DFF.vhdl" "Master" { Text "C:/Users/brandon/Documents/Systems Organization/Lab2_SRAM/Master_Slave_DFF.vhdl" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 2 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Apr 22 16:19:09 2015 " "Info: Processing ended: Wed Apr 22 16:19:09 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Info: Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Info: Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
