//
//  6502AllRAM.cpp
//  CLK
//
//  Created by Thomas Harte on 13/07/2015.
//  Copyright 2015 Thomas Harte. All rights reserved.
//

#include "6502AllRAM.hpp"

#include <algorithm>
#include <cstring>

using namespace CPU::MOS6502;

namespace {

template <Personality personality> class ConcreteAllRAMProcessor: public AllRAMProcessor, public BusHandler {
	public:
		ConcreteAllRAMProcessor() :
			mos6502_(*this) {
			mos6502_.set_power_on(false);
		}

		inline Cycles perform_bus_operation(BusOperation operation, uint16_t address, uint8_t *value) {
			timestamp_ += Cycles(1);

			if(operation == BusOperation::ReadOpcode) {
				check_address_for_trap(address);
			}

			if(isReadOperation(operation)) {
				*value = memory_[address];
			} else {
				memory_[address] = *value;
			}

			return Cycles(1);
		}

		void run_for(const Cycles cycles) {
			mos6502_.run_for(cycles);
		}

		bool is_jammed() {
			return mos6502_.is_jammed();
		}

		void set_irq_line(bool value) {
			mos6502_.set_irq_line(value);
		}

		void set_nmi_line(bool value) {
			mos6502_.set_nmi_line(value);
		}

		uint16_t get_value_of_register(Register r) {
			return mos6502_.get_value_of_register(r);
		}

		void set_value_of_register(Register r, uint16_t value) {
			mos6502_.set_value_of_register(r, value);
		}

	private:
		CPU::MOS6502::Processor<personality, ConcreteAllRAMProcessor, false> mos6502_;
};

}

AllRAMProcessor *AllRAMProcessor::Processor(Personality personality) {
#define Bind(p) case p: return new ConcreteAllRAMProcessor<p>();
	switch(personality) {
		default:
		Bind(Personality::P6502)
		Bind(Personality::PNES6502)
		Bind(Personality::PSynertek65C02)
		Bind(Personality::PWDC65C02)
		Bind(Personality::PRockwell65C02)
	}
#undef Bind
}
