Release 13.1 - xst O.40d (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: ethernet.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ethernet.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ethernet"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ethernet
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file \"E:\hardware\ethernet_test\ipcore_dir\fifo.v\" into library work
Parsing module <fifo>.
Analyzing Verilog file \"E:\hardware\ethernet_test\rtl\ipsend.v\" into library work
Parsing module <ipsend>.
Analyzing Verilog file \"E:\hardware\ethernet_test\rtl\iprecieve.v\" into library work
Parsing module <iprecieve>.
INFO:HDLCompiler:1666 - "E:\hardware\ethernet_test\rtl\iprecieve.v" Line 29. Declaration of multiple ports on the same line is valid but can affect code readability
INFO:HDLCompiler:1666 - "E:\hardware\ethernet_test\rtl\iprecieve.v" Line 35. Declaration of multiple ports on the same line is valid but can affect code readability
Analyzing Verilog file \"E:\hardware\ethernet_test\rtl\data_num.v\" into library work
Parsing module <data_num>.
INFO:HDLCompiler:1666 - "E:\hardware\ethernet_test\rtl\data_num.v" Line 2. Declaration of multiple ports on the same line is valid but can affect code readability
Analyzing Verilog file \"E:\hardware\ethernet_test\rtl\crc.v\" into library work
Parsing module <crc>.
Analyzing Verilog file \"E:\hardware\ethernet_test\rtl\udp.v\" into library work
Parsing module <udp>.
Analyzing Verilog file \"E:\hardware\ethernet_test\rtl\ethernet.v\" into library work
Parsing module <ethernet>.
WARNING:HDLCompiler:751 - "E:\hardware\ethernet_test\rtl\ethernet.v" Line 51: Redeclaration of ansi port E_TXD is not allowed
WARNING:HDLCompiler:751 - "E:\hardware\ethernet_test\rtl\ethernet.v" Line 52: Redeclaration of ansi port E_TXEN is not allowed
WARNING:HDLCompiler:751 - "E:\hardware\ethernet_test\rtl\ethernet.v" Line 53: Redeclaration of ansi port E_TXC is not allowed
WARNING:HDLCompiler:751 - "E:\hardware\ethernet_test\rtl\ethernet.v" Line 55: Redeclaration of ansi port A_TLK_RXD is not allowed

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ethernet>.

Elaborating module <udp>.

Elaborating module <ipsend>.
WARNING:HDLCompiler:413 - "E:\hardware\ethernet_test\rtl\ipsend.v" Line 102: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\hardware\ethernet_test\rtl\ipsend.v" Line 108: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\hardware\ethernet_test\rtl\ipsend.v" Line 114: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\hardware\ethernet_test\rtl\ipsend.v" Line 121: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:413 - "E:\hardware\ethernet_test\rtl\ipsend.v" Line 131: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\ipsend.v" Line 61: Assignment to count2 ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 98: Size mismatch in connection of port <stat>. Formal port size is 3-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 98: Assignment to send_state ignored, since the identifier is never used

Elaborating module <crc(Tp=1)>.

Elaborating module <data_num>.
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 133: Size mismatch in connection of port <mynum>. Formal port size is 13-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 133: Assignment to mynum ignored, since the identifier is never used

Elaborating module <iprecieve>.
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 143: Size mismatch in connection of port <board_IP>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 143: Assignment to board_IP ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 144: Size mismatch in connection of port <board_mac>. Formal port size is 48-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 144: Assignment to board_mac ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 146: Size mismatch in connection of port <IP_layer>. Formal port size is 160-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 146: Assignment to IP_layer ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 147: Size mismatch in connection of port <IP_Prtcl>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 147: Assignment to IP_Ptrcl ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 148: Size mismatch in connection of port <mydata_num>. Formal port size is 16-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 148: Assignment to mydata_num ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 149: Size mismatch in connection of port <pc_IP>. Formal port size is 32-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 149: Assignment to pc_IP ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 150: Size mismatch in connection of port <pc_mac>. Formal port size is 48-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 150: Assignment to pc_mac ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\udp.v" Line 154: Size mismatch in connection of port <UDP_layer>. Formal port size is 64-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "E:\hardware\ethernet_test\rtl\udp.v" Line 154: Assignment to UDP_layer ignored, since the identifier is never used

Elaborating module <fifo>.
WARNING:HDLCompiler:1499 - "E:\hardware\ethernet_test\ipcore_dir\fifo.v" Line 40: Empty module <fifo> remains a black box.
WARNING:HDLCompiler:189 - "E:\hardware\ethernet_test\rtl\ethernet.v" Line 81: Size mismatch in connection of port <rst>. Formal port size is 1-bit while actual signal size is 32-bit.
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<19>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<18>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<17>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<16>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<15>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<14>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<13>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<12>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<11>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<10>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<9>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<8>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<7>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<6>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<5>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<4>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<3>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<2>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<1>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<A_TLK_RXD<0>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXC> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXEN> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXD<7>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXD<6>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXD<5>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXD<4>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXD<3>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXD<2>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXD<1>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2848 - User-defined property "keep = "true"" for signal<E_TXD<0>> in unit <ethernet> is ignored: not applicable to primary ports
WARNING:Xst:2972 - "e:/hardware/ethernet_test/rtl/udp.v" line 130. All outputs of instance <b2v_inst6> of block <data_num> are unconnected in block <udp>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ethernet>.
    Related source file is "e:/hardware/ethernet_test/rtl/ethernet.v".
    Set property "KEEP = TRUE" for signal <E_TXD>.
    Set property "KEEP = TRUE" for signal <A_TLK_RXD>.
    Set property "KEEP = TRUE" for signal <fifo_full>.
    Set property "KEEP = TRUE" for signal <E_TXEN>.
    Set property "KEEP = TRUE" for signal <E_TXC>.
WARNING:Xst:647 - Input <fpga_gclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/ethernet.v" line 60: Output port <txer> of the instance <udp_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/ethernet.v" line 60: Output port <valid_ip_p> of the instance <udp_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/ethernet.v" line 60: Output port <crc_valid> of the instance <udp_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/ethernet.v" line 79: Output port <prog_full> of the instance <fifo_rw> is unconnected or connected to loadless signal.
    Found 1-bit register for signal <data_wr_en>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal E_TXC may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal fifo_full may hinder XST clustering optimizations.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <ethernet> synthesized.

Synthesizing Unit <udp>.
    Related source file is "e:/hardware/ethernet_test/rtl/udp.v".
        idle = 4'b0000
        second55 = 4'b0001
        thirdspd = 4'b0010
        next55 = 4'b0011
        twollid = 4'b0100
        crc8 = 4'b0101
        rx_mac = 4'b0110
        rx_IP_Protocol = 4'b0111
        rx_45_bytes = 4'b1000
        rx_length_bytes = 4'b1001
        rx_data = 4'b1010
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 83: Output port <stat> of the instance <b2v_inst> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 130: Output port <mynum> of the instance <b2v_inst6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 137: Output port <board_mac> of the instance <b2v_inst8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 137: Output port <pc_mac> of the instance <b2v_inst8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 137: Output port <IP_Prtcl> of the instance <b2v_inst8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 137: Output port <IP_layer> of the instance <b2v_inst8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 137: Output port <pc_IP> of the instance <b2v_inst8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 137: Output port <board_IP> of the instance <b2v_inst8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 137: Output port <UDP_layer> of the instance <b2v_inst8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "e:/hardware/ethernet_test/rtl/udp.v" line 137: Output port <mydata_num> of the instance <b2v_inst8> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <udp> synthesized.

Synthesizing Unit <ipsend>.
    Related source file is "e:/hardware/ethernet_test/rtl/ipsend.v".
        idle = 3'b000
        send55 = 3'b001
        senddata = 3'b010
        sendcrc = 3'b011
    Set property "KEEP = TRUE" for signal <stat_d>.
WARNING:Xst:647 - Input <packet_length<15:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <crcnext<31:28>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'mema2', unconnected in block 'ipsend', is tied to its initial value.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mema2>, simulation mismatch.
    Found 22x8-bit single-port Read Only RAM <Mram_mema2> for signal <mema2>.
    Found 1-bit register for signal <crc_valid>.
    Found 5-bit register for signal <p>.
    Found 5-bit register for signal <q>.
    Found 1-bit register for signal <txer>.
    Found 1-bit register for signal <txen>.
    Found 6-bit register for signal <k>.
    Found 1-bit register for signal <crcen>.
    Found 1-bit register for signal <read_udp_fifo>.
    Found 1-bit register for signal <crcre>.
    Found 5-bit register for signal <i>.
    Found 8-bit register for signal <dataout>.
    Found 32-bit register for signal <datain_reg>.
    Found 3-bit register for signal <stat_d>.
    Found 5-bit adder for signal <i[4]_GND_3_o_add_3_OUT> created at line 90.
    Found 6-bit adder for signal <k[5]_GND_3_o_add_18_OUT> created at line 121.
    Found 5-bit adder for signal <p[4]_GND_3_o_add_36_OUT> created at line 142.
    Found 5-bit adder for signal <q[4]_GND_3_o_add_63_OUT> created at line 182.
    Found 8-bit 4-to-1 multiplexer for signal <_n0387> created at line 133.
    Found 8-bit 4-to-1 multiplexer for signal <_n0402> created at line 168.
    Found 3-bit 4-to-1 multiplexer for signal <_n0325> created at line 68.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal stat_d may hinder XST clustering optimizations.
    Summary:
	inferred   1 RAM(s).
	inferred   4 Adder/Subtractor(s).
	inferred  70 D-type flip-flop(s).
	inferred  23 Multiplexer(s).
Unit <ipsend> synthesized.

Synthesizing Unit <crc>.
    Related source file is "e:/hardware/ethernet_test/rtl/crc.v".
        Tp = 1
    Found 32-bit register for signal <Crc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <crc> synthesized.

Synthesizing Unit <iprecieve>.
    Related source file is "e:/hardware/ethernet_test/rtl/iprecieve.v".
        idle = 4'b0000
        thirdspd = 4'b0001
        next55 = 4'b0010
        next55or56 = 4'b0011
        twollid = 4'b0100
        crc8 = 4'b0101
        rx_mac = 4'b0110
        rx_IP_Protocol = 4'b0111
        rx_45_bytes = 4'b1000
        rx_length_bytes = 4'b1001
        rx_data = 4'b1010
        rx_last = 4'b1011
        rx_wait = 4'b1100
        rx_finish = 4'b1101
    Set property "KEEP = TRUE" for signal <state_d>.
WARNING:Xst:647 - Input <datain<19:17>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <datain<15:8>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <board_mac> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pc_mac> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IP_Prtcl> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <IP_layer> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <pc_IP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <board_IP> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <UDP_layer> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <mydata_num> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <data_o>.
    Found 1-bit register for signal <data_o_valid>.
    Found 5-bit register for signal <state_counter>.
    Found 3-bit register for signal <byte_counter>.
    Found 32-bit register for signal <mydata>.
    Found 16-bit register for signal <packet_length>.
    Found 1-bit register for signal <valid_ip_P>.
    Found 4-bit register for signal <state_d>.
    Found 3-bit adder for signal <byte_counter[2]_GND_7_o_add_125_OUT> created at line 357.
    Found 5-bit adder for signal <state_counter[4]_GND_7_o_add_142_OUT> created at line 398.
    Found 4-bit 15-to-1 multiplexer for signal <state[3]_GND_7_o_mux_154_OUT> created at line 73.
    Found 32-bit 4-to-1 multiplexer for signal <_n0190> created at line 378.
    Found 5-bit comparator greater for signal <state_counter[4]_GND_7_o_LessThan_55_o> created at line 207
    Found 5-bit comparator greater for signal <state_counter[4]_GND_7_o_LessThan_106_o> created at line 315
    Found 3-bit comparator greater for signal <byte_counter[2]_GND_7_o_LessThan_125_o> created at line 354
    Found 5-bit comparator greater for signal <state_counter[4]_GND_7_o_LessThan_142_o> created at line 397
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  94 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  41 Multiplexer(s).
Unit <iprecieve> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 22x8-bit single-port Read Only RAM                    : 1
# Adders/Subtractors                                   : 6
 3-bit adder                                           : 1
 5-bit adder                                           : 4
 6-bit adder                                           : 1
# Registers                                            : 23
 1-bit register                                        : 9
 16-bit register                                       : 1
 3-bit register                                        : 2
 32-bit register                                       : 4
 4-bit register                                        : 1
 5-bit register                                        : 4
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 4
 3-bit comparator greater                              : 1
 5-bit comparator greater                              : 3
# Multiplexers                                         : 64
 1-bit 2-to-1 multiplexer                              : 13
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 9
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 15-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 10
 6-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 55
 1-bit xor2                                            : 31
 1-bit xor3                                            : 13
 1-bit xor4                                            : 9
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/fifo.ngc>.
Loading core <fifo> for timing and area information for instance <fifo_rw>.
WARNING:Xst:2677 - Node <mydata_24> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <mydata_25> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <mydata_26> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <mydata_27> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <mydata_28> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <mydata_29> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <mydata_30> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <mydata_31> of sequential type is unconnected in block <b2v_inst8>.

Synthesizing (advanced) Unit <ipsend>.
The following registers are absorbed into counter <k>: 1 register on signal <k>.
The following registers are absorbed into counter <q>: 1 register on signal <q>.
The following registers are absorbed into counter <i>: 1 register on signal <i>.
INFO:Xst:3231 - The small RAM <Mram_mema2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 22-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <k<4:0>>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <ipsend> synthesized (advanced).
WARNING:Xst:2677 - Node <mydata_24> of sequential type is unconnected in block <iprecieve>.
WARNING:Xst:2677 - Node <mydata_25> of sequential type is unconnected in block <iprecieve>.
WARNING:Xst:2677 - Node <mydata_26> of sequential type is unconnected in block <iprecieve>.
WARNING:Xst:2677 - Node <mydata_27> of sequential type is unconnected in block <iprecieve>.
WARNING:Xst:2677 - Node <mydata_28> of sequential type is unconnected in block <iprecieve>.
WARNING:Xst:2677 - Node <mydata_29> of sequential type is unconnected in block <iprecieve>.
WARNING:Xst:2677 - Node <mydata_30> of sequential type is unconnected in block <iprecieve>.
WARNING:Xst:2677 - Node <mydata_31> of sequential type is unconnected in block <iprecieve>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 22x8-bit single-port distributed Read Only RAM        : 1
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 5-bit adder                                           : 2
# Counters                                             : 3
 5-bit up counter                                      : 2
 6-bit up counter                                      : 1
# Registers                                            : 173
 Flip-Flops                                            : 173
# Comparators                                          : 4
 3-bit comparator greater                              : 1
 5-bit comparator greater                              : 3
# Multiplexers                                         : 62
 1-bit 2-to-1 multiplexer                              : 13
 3-bit 2-to-1 multiplexer                              : 16
 3-bit 4-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 9
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 15-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 8
 5-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 2
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 55
 1-bit xor2                                            : 31
 1-bit xor3                                            : 13
 1-bit xor4                                            : 9
 1-bit xor5                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <valid_ip_P> (without init value) has a constant value of 0 in block <iprecieve>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2016 - Found a loop when searching source clock on port 'clk_inv:O'
Last warning will be issued only once.

Optimizing unit <udp> ...

Optimizing unit <ethernet> ...

Optimizing unit <iprecieve> ...

Optimizing unit <ipsend> ...
WARNING:Xst:1710 - FF/Latch <p_2> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txer> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_3> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_4> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <txer> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_2> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_3> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <p_4> (without init value) has a constant value of 0 in block <ipsend>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <crc> ...
WARNING:Xst:2677 - Node <packet_length_0> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_1> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_2> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_3> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_4> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_5> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_6> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_7> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_8> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_9> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_10> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_11> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_12> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_13> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_14> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <packet_length_15> of sequential type is unconnected in block <b2v_inst8>.
WARNING:Xst:2677 - Node <crc_valid> of sequential type is unconnected in block <b2v_inst>.
WARNING:Xst:1710 - FF/Latch <state_counter_4> (without init value) has a constant value of 0 in block <b2v_inst8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_3> (without init value) has a constant value of 0 in block <b2v_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <q_4> (without init value) has a constant value of 0 in block <b2v_inst>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <stat_2> has a constant value of 0 in block <b2v_inst>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ethernet, actual ratio is 1.
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2> in Unit <fifo_rw> is equivalent to the following 2 FFs/Latches : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0> <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i> in Unit <fifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i> 
INFO:Xst:2260 - The FF/Latch <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i> in Unit <fifo_rw> is equivalent to the following FF/Latch : <U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 163
 Flip-Flops                                            : 163

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ethernet.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 446
#      GND                         : 4
#      INV                         : 8
#      LUT1                        : 23
#      LUT2                        : 61
#      LUT3                        : 47
#      LUT4                        : 72
#      LUT5                        : 47
#      LUT6                        : 85
#      MUXCY                       : 58
#      MUXF7                       : 4
#      VCC                         : 2
#      XORCY                       : 35
# FlipFlops/Latches                : 239
#      FD                          : 8
#      FD_1                        : 4
#      FDC                         : 16
#      FDCE                        : 44
#      FDE                         : 72
#      FDE_1                       : 42
#      FDP                         : 12
#      FDPE                        : 33
#      FDR_1                       : 3
#      FDRE                        : 5
# RAMS                             : 8
#      RAMB16BWER                  : 7
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 34
#      IBUF                        : 22
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             239  out of  18224     1%  
 Number of Slice LUTs:                  343  out of   9112     3%  
    Number used as Logic:               343  out of   9112     3%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    411
   Number with an unused Flip Flop:     172  out of    411    41%  
   Number with an unused LUT:            68  out of    411    16%  
   Number of fully used LUT-FF pairs:   171  out of    411    41%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          35
 Number of bonded IOBs:                  34  out of    232    14%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                8  out of     32    25%  
    Number using Block RAM only:          8
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
A_TLK_RXCLK                        | IBUF+BUFG              | 247   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 11.390ns (Maximum Frequency: 87.799MHz)
   Minimum input arrival time before clock: 7.806ns
   Maximum output required time after clock: 3.999ns
   Maximum combinational path delay: 4.372ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'A_TLK_RXCLK'
  Clock period: 11.390ns (frequency: 87.799MHz)
  Total number of paths / destination ports: 3863 / 825
-------------------------------------------------------------------------
Delay:               5.695ns (Levels of Logic = 6)
  Source:            fifo_rw/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Destination:       udp_inst/b2v_inst/stat_0 (FF)
  Source Clock:      A_TLK_RXCLK rising
  Destination Clock: A_TLK_RXCLK falling

  Data Path: fifo_rw/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram to udp_inst/b2v_inst/stat_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKB->DOB0    1   1.850   0.684  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/ramloop[4].ram.ram_doutb<0>)
     LUT3:I1->O            2   0.203   0.981  U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/blk_mem_generator/valid.cstr/has_mux_b.B/Mmux_dout_mux61 (dout<14>)
     end scope: 'fifo_rw:dout<14>'
     begin scope: 'udp_inst:fifo_r_data<14>'
     begin scope: 'udp_inst/b2v_inst:datain<14>'
     LUT6:I0->O            1   0.203   0.684  Mmux__n032538 (Mmux__n032538)
     LUT2:I0->O            1   0.203   0.580  Mmux__n0325310 (Mmux__n0325310)
     LUT6:I5->O            1   0.205   0.000  Mmux__n0325312 (_n0325<3>)
     FDR_1:D                   0.102          stat_0
    ----------------------------------------
    Total                      5.695ns (2.766ns logic, 2.929ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'A_TLK_RXCLK'
  Total number of paths / destination ports: 934 / 98
-------------------------------------------------------------------------
Offset:              7.806ns (Levels of Logic = 7)
  Source:            A_TLK_RXD<0> (PAD)
  Destination:       udp_inst/b2v_inst8/data_o_0 (FF)
  Destination Clock: A_TLK_RXCLK rising

  Data Path: A_TLK_RXD<0> to udp_inst/b2v_inst8/data_o_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  A_TLK_RXD_0_IBUF (A_TLK_RXD_0_IBUF)
     begin scope: 'udp_inst:TBI_RXD<0>'
     begin scope: 'udp_inst/b2v_inst8:datain<0>'
     LUT2:I0->O            1   0.203   0.580  datain[7]_GND_7_o_equal_18_o<7>1_SW0 (N0)
     LUT6:I5->O           11   0.205   0.883  datain[7]_GND_7_o_equal_18_o<7>1 (datain[7]_GND_7_o_equal_18_o<7>1)
     LUT2:I1->O            1   0.205   0.808  _n0248_inv2 (_n0248_inv2)
     LUT6:I3->O            1   0.205   0.924  _n0248_inv3 (_n0248_inv3)
     LUT5:I0->O           32   0.203   1.291  _n0248_inv4 (_n0248_inv)
     FDE:CE                    0.322          data_o_0
    ----------------------------------------
    Total                      7.806ns (2.565ns logic, 5.241ns route)
                                       (32.9% logic, 67.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'A_TLK_RXCLK'
  Total number of paths / destination ports: 9 / 9
-------------------------------------------------------------------------
Offset:              3.999ns (Levels of Logic = 2)
  Source:            udp_inst/b2v_inst/dataout_7 (FF)
  Destination:       E_TXD<7> (PAD)
  Source Clock:      A_TLK_RXCLK falling

  Data Path: udp_inst/b2v_inst/dataout_7 to E_TXD<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q           15   0.447   0.981  dataout_7 (dataout_7)
     end scope: 'udp_inst/b2v_inst:dataout<7>'
     end scope: 'udp_inst:Data<7>'
     OBUF:I->O                 2.571          E_TXD_7_OBUF (E_TXD<7>)
    ----------------------------------------
    Total                      3.999ns (3.018ns logic, 0.981ns route)
                                       (75.5% logic, 24.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               4.372ns (Levels of Logic = 2)
  Source:            A_TLK_RXCLK (PAD)
  Destination:       E_TXC (PAD)

  Data Path: A_TLK_RXCLK to E_TXC
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  A_TLK_RXCLK_IBUF (E_TXC_OBUF)
     OBUF:I->O                 2.571          E_TXC_OBUF (E_TXC)
    ----------------------------------------
    Total                      4.372ns (3.793ns logic, 0.579ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock A_TLK_RXCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
A_TLK_RXCLK    |    5.231|    3.369|    5.816|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.06 secs
 
--> 

Total memory usage is 138964 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  124 (   0 filtered)
Number of infos    :   24 (   0 filtered)

