//------------------------------------------------------------------------------
// File        : Priority Encoder
// Author      : Rajat Athani / 1BM24EC417
// Created     : 2026-02-02
// Module      : Priority Encoder
// Project     : SystemVerilog and Verification (23EC6PE2SV)
// Faculty     : Prof. Ajaykumar Devarapalli
//
// Description : 4:2 Priority Encoder used for basic functional coverage example.
//------------------------------------------------------------------------------

module priority_enc(input logic [3:0] in, output logic [1:0] out, output logic valid);
  always_comb begin
    valid = 1;
    if (in[3])      out = 2'b11;
    else if (in[2]) out = 2'b10;
    else if (in[1]) out = 2'b01;
    else if (in[0]) out = 2'b00;
    else begin      out = 2'b00; valid = 0;end
  end 
endmodule
