{
    "repo_name": "VerilogTestBenchGenerator",
    "requirements": [
        "streamlit",
        "opencv-python-headless"
    ]
}