/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az1152-403
+ date
Thu Dec  7 04:23:53 UTC 2023
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
++ date +%s
+ export CACTUS_STARTTIME=1701923033
+ CACTUS_STARTTIME=1701923033
+ '[' 1 = 1 ']'
+ '[' 0 -eq 0 ']'
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.14.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.14.0
Compile date:      Dec 07 2023 (04:17:28)
Run date:          Dec 07 2023 (04:23:54+0000)
Run host:          fv-az1152-403 (pid=130399)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 2.7.0, API version 0x20500
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az1152-403
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, total=16365020KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=ba418e51-4787-504c-8a37-03591c8ba7f4, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/system.slice/runner-provisioner.service, OSName=Linux, OSRelease=6.2.0-1016-azure, OSVersion="#16~22.04.1-Ubuntu SMP Tue Oct 10 17:11:51 UTC 2023", HostName=fv-az1152-403, Architecture=x86_64, hwlocVersion=2.7.0, ProcessName=cactus_sim)
  Package L#0: (P#0, total=16365020KB, CPUVendor=AuthenticAMD, CPUFamilyNumber=25, CPUModelNumber=1, CPUModel="AMD EPYC 7763 64-Core Processor                ", CPUStepping=1)
    L3Cache L#0: (P#0, size=32768KB, linesize=64, ways=16, Inclusive=0)
      L2Cache L#0: (P#0, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#0: (P#0, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
            PU L#1: (P#1)
      L2Cache L#1: (P#1, size=512KB, linesize=64, ways=8, Inclusive=1)
        L1dCache L#1: (P#1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#2: (P#2)
            PU L#3: (P#3)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-3} P#{0-3}
    OpenMP thread 1: PU set L#{0-3} P#{0-3}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{2} P#{2}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 2 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 2 PUs
  Cache (unknown name) has type "unified" depth 2
    size 524288 linesize 64 associativity 8 stride 65536, for 2 PUs
  Cache (unknown name) has type "unified" depth 3
    size 33554432 linesize 64 associativity 16 stride 2097152, for 4 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00123662 sec
      iterations=10000000... time=0.0124388 sec
      iterations=100000000... time=0.123892 sec
      iterations=900000000... time=1.1141 sec
      iterations=900000000... time=0.835996 sec
      result: 6.47239 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00198842 sec
      iterations=10000000... time=0.0197425 sec
      iterations=100000000... time=0.197318 sec
      iterations=600000000... time=1.1839 sec
      result: 16.2176 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188342 sec
      iterations=10000000... time=0.0185878 sec
      iterations=100000000... time=0.185508 sec
      iterations=600000000... time=1.11332 sec
      result: 8.62289 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000126025 sec
      iterations=10000... time=0.00124516 sec
      iterations=100000... time=0.0123834 sec
      iterations=1000000... time=0.123649 sec
      iterations=9000000... time=1.11292 sec
      result: 1.23657 nsec
    Read latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=0.000454467 sec
      iterations=10000... time=0.00429372 sec
      iterations=100000... time=0.0427097 sec
      iterations=1000000... time=0.427488 sec
      iterations=3000000... time=1.27741 sec
      result: 4.25804 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=4.81e-07 sec
      iterations=10... time=2.776e-06 sec
      iterations=100... time=2.8854e-05 sec
      iterations=1000... time=0.000250847 sec
      iterations=10000... time=0.00245387 sec
      iterations=100000... time=0.0243843 sec
      iterations=1000000... time=0.243964 sec
      iterations=5000000... time=1.22254 sec
      result: 100.512 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=1.1502e-05 sec
      iterations=10... time=6.4851e-05 sec
      iterations=100... time=0.00048304 sec
      iterations=1000... time=0.00474779 sec
      iterations=10000... time=0.0476517 sec
      iterations=100000... time=0.473863 sec
      iterations=200000... time=0.949816 sec
      iterations=400000... time=1.9068 sec
      result: 82.487 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.356e-06 sec
      iterations=10000... time=3.1989e-05 sec
      iterations=100000... time=0.000262237 sec
      iterations=1000000... time=0.002474 sec
      iterations=10000000... time=0.0247511 sec
      iterations=100000000... time=0.247559 sec
      iterations=400000000... time=0.992794 sec
      iterations=800000000... time=1.9813 sec
      result: 0.309578 nsec
    Write latency of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1000... time=1.2644e-05 sec
      iterations=10000... time=9.9415e-05 sec
      iterations=100000... time=0.00104492 sec
      iterations=1000000... time=0.010678 sec
      iterations=10000000... time=0.107191 sec
      iterations=100000000... time=1.07507 sec
      result: 1.34384 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 1*24576 bytes):
      iterations=1... time=3.91e-07 sec
      iterations=10... time=3.497e-06 sec
      iterations=100... time=3.6818e-05 sec
      iterations=1000... time=0.00028433 sec
      iterations=10000... time=0.00277767 sec
      iterations=100000... time=0.0278315 sec
      iterations=1000000... time=0.277036 sec
      iterations=4000000... time=1.10886 sec
      result: 88.6532 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 1*393216 bytes):
      iterations=1... time=9.818e-06 sec
      iterations=10... time=5.36e-05 sec
      iterations=100... time=0.000457312 sec
      iterations=1000... time=0.0044685 sec
      iterations=10000... time=0.045032 sec
      iterations=100000... time=0.452563 sec
      iterations=200000... time=0.897423 sec
      iterations=400000... time=1.79388 sec
      result: 87.6793 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.8304e-05 sec
      iterations=10... time=0.00029022 sec
      iterations=100... time=0.00276464 sec
      iterations=1000... time=0.0286076 sec
      iterations=10000... time=0.282717 sec
      iterations=40000... time=1.1402 sec
      result: 0.0606211 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=0.000133409 sec
      iterations=10... time=0.00131327 sec
      iterations=100... time=0.013311 sec
      iterations=1000... time=0.13863 sec
      iterations=8000... time=1.17377 sec
      result: 0.166226 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.00377452 sec
      iterations=10... time=0.0355174 sec
      iterations=100... time=0.355026 sec
      iterations=300... time=1.07713 sec
      result: 0.434737 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00133735 sec
      iterations=10000000... time=0.0123912 sec
      iterations=100000000... time=0.123846 sec
      iterations=900000000... time=1.1145 sec
      iterations=900000000... time=0.836586 sec
      result: 6.47678 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00197932 sec
      iterations=10000000... time=0.0197291 sec
      iterations=100000000... time=0.197274 sec
      iterations=600000000... time=1.18395 sec
      result: 16.2169 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00187543 sec
      iterations=10000000... time=0.0185471 sec
      iterations=100000000... time=0.185856 sec
      iterations=600000000... time=1.11557 sec
      result: 8.60544 Giop/sec
    Read latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000124332 sec
      iterations=10000... time=0.00123411 sec
      iterations=100000... time=0.0123753 sec
      iterations=1000000... time=0.123631 sec
      iterations=9000000... time=1.11323 sec
      result: 1.23692 nsec
    Read latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=0.000439634 sec
      iterations=10000... time=0.00428221 sec
      iterations=100000... time=0.0427547 sec
      iterations=1000000... time=0.428142 sec
      iterations=3000000... time=1.28261 sec
      result: 4.27537 nsec
    Read latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Read bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=3.71e-07 sec
      iterations=10... time=2.89e-06 sec
      iterations=100... time=3.08925e-05 sec
      iterations=1000... time=0.000286093 sec
      iterations=10000... time=0.00243418 sec
      iterations=100000... time=0.024832 sec
      iterations=1000000... time=0.243779 sec
      iterations=5000000... time=1.221 sec
      result: 100.639 GByte/sec
    Read bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=9.052e-06 sec
      iterations=10... time=6.0728e-05 sec
      iterations=100... time=0.000489387 sec
      iterations=1000... time=0.00478423 sec
      iterations=10000... time=0.0477922 sec
      iterations=100000... time=0.473796 sec
      iterations=200000... time=0.949859 sec
      iterations=400000... time=1.88941 sec
      result: 83.2461 GByte/sec
    Read bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write latency of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.301e-06 sec
      iterations=10000... time=3.15335e-05 sec
      iterations=100000... time=0.000280758 sec
      iterations=1000000... time=0.00248451 sec
      iterations=10000000... time=0.0247292 sec
      iterations=100000000... time=0.279865 sec
      iterations=400000000... time=0.9909 sec
      iterations=800000000... time=1.98113 sec
      result: 0.309551 nsec
    Write latency of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1000... time=1.11505e-05 sec
      iterations=10000... time=9.7141e-05 sec
      iterations=100000... time=0.000975857 sec
      iterations=1000000... time=0.00965495 sec
      iterations=10000000... time=0.0983758 sec
      iterations=100000000... time=0.985672 sec
      iterations=200000000... time=1.98175 sec
      result: 1.23859 nsec
    Write latency of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Write bandwidth of D1 cache (for 2 PUs) (using 2*24576 bytes):
      iterations=1... time=4.455e-07 sec
      iterations=10... time=3.5215e-06 sec
      iterations=100... time=3.4685e-05 sec
      iterations=1000... time=0.000306731 sec
      iterations=10000... time=0.00270569 sec
      iterations=100000... time=0.0268735 sec
      iterations=1000000... time=0.268869 sec
      iterations=4000000... time=1.0776 sec
      result: 91.2253 GByte/sec
    Write bandwidth of L2 cache (for 2 PUs) (using 2*393216 bytes):
      iterations=1... time=6.7575e-06 sec
      iterations=10... time=5.70305e-05 sec
      iterations=100... time=0.000466665 sec
      iterations=1000... time=0.00435713 sec
      iterations=10000... time=0.0435936 sec
      iterations=100000... time=0.437526 sec
      iterations=300000... time=1.31505 sec
      result: 89.7036 GByte/sec
    Write bandwidth of L3 cache (for 4 PUs) (using 1*25165824 bytes):
      [skipped -- avoiding large-memory benchmarks]
    Stencil code performance of D1 cache (for 2 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=5.0945e-06 sec
      iterations=10... time=7.1969e-05 sec
      iterations=100... time=0.000714816 sec
      iterations=1000... time=0.00743975 sec
      iterations=10000... time=0.0798813 sec
      iterations=100000... time=0.793274 sec
      iterations=200000... time=1.58678 sec
      result: 0.2178 Gupdates/sec
    Stencil code performance of L2 cache (for 2 PUs) (using 1*29^3 grid points, 1*390224 bytes):
      iterations=1... time=3.9709e-05 sec
      iterations=10... time=0.000364068 sec
      iterations=100... time=0.00357472 sec
      iterations=1000... time=0.0352012 sec
      iterations=10000... time=0.376015 sec
      iterations=30000... time=1.16649 sec
      result: 0.627242 Gupdates/sec
    Stencil code performance of L3 cache (for 4 PUs) (using 1*116^3 grid points, 1*24974336 bytes):
      iterations=1... time=0.000842188 sec
      iterations=10... time=0.0105188 sec
      iterations=100... time=0.105851 sec
      iterations=1000... time=1.06102 sec
      result: 1.47113 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Dec  7 04:24:53 UTC 2023
+ echo Done.
Done.
  Elapsed time: 60.0 s
