###############################################################
#  Generated by:      Cadence Innovus 20.10-p004_1
#  OS:                Linux x86_64(Host ID mpu.ucsd.edu)
#  Generated on:      Sat Jun 26 04:24:04 2021
#  Design:            test2321
#  Command:           defOut -routing test2321_drouted.def
###############################################################
VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN test2321 ;
UNITS DISTANCE MICRONS 4000 ;

PROPERTYDEFINITIONS
    DESIGN ER_routing_mode STRING "trial_opt" ;
    DESIGN flow_implementation_stage STRING "postcts" ;
    COMPONENTPIN designRuleWidth REAL ;
    DESIGN FE_CORE_BOX_LL_X REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_X REAL 1.8720 ;
    DESIGN FE_CORE_BOX_LL_Y REAL 0.0000 ;
    DESIGN FE_CORE_BOX_UR_Y REAL 1.3500 ;
END PROPERTYDEFINITIONS

DIEAREA ( 0 0 ) ( 407808 406080 ) ;

ROW CORE_ROW_0 asap7sc7p5t 0 0 FS DO 34 BY 1 STEP 216 0
 ;
ROW CORE_ROW_1 asap7sc7p5t 0 1080 N DO 34 BY 1 STEP 216 0
 ;
ROW CORE_ROW_2 asap7sc7p5t 0 2160 FS DO 34 BY 1 STEP 216 0
 ;
ROW CORE_ROW_3 asap7sc7p5t 0 3240 N DO 34 BY 1 STEP 216 0
 ;
ROW CORE_ROW_4 asap7sc7p5t 0 4320 FS DO 34 BY 1 STEP 216 0
 ;

TRACKS X 2016 DO 282 STEP 1440 LAYER Pad ;
TRACKS Y 2112 DO 263 STEP 1536 LAYER Pad ;
TRACKS Y 2112 DO 263 STEP 1536 LAYER M9 ;
TRACKS X 2016 DO 282 STEP 1440 LAYER M9 ;
TRACKS X 576 DO 354 STEP 1152 LAYER M8 ;
TRACKS Y 2112 DO 263 STEP 1536 LAYER M8 ;
TRACKS Y 576 DO 352 STEP 1152 LAYER M7 ;
TRACKS X 576 DO 354 STEP 1152 LAYER M7 ;
TRACKS X 864 DO 471 STEP 864 LAYER M6 ;
TRACKS Y 576 DO 352 STEP 1152 LAYER M6 ;
TRACKS Y 816 DO 528 STEP 768 LAYER M5 ;
TRACKS X 864 DO 471 STEP 864 LAYER M5 ;
TRACKS X 576 DO 707 STEP 576 LAYER M4 ;
TRACKS Y 816 DO 528 STEP 768 LAYER M4 ;
TRACKS Y 576 DO 704 STEP 576 LAYER M3 ;
TRACKS X 576 DO 707 STEP 576 LAYER M3 ;
TRACKS X 576 DO 707 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 704 STEP 576 LAYER M2 ;
TRACKS Y 576 DO 704 STEP 576 LAYER M1 ;
TRACKS X 576 DO 707 STEP 576 LAYER M1 ;

GCELLGRID Y 406084 DO 1 STEP 8356 ;
GCELLGRID Y 17568 DO 45 STEP 8640 ;
GCELLGRID Y -40 DO 2 STEP 8968 ;
GCELLGRID X 407812 DO 1 STEP 10084 ;
GCELLGRID X 17568 DO 45 STEP 8640 ;
GCELLGRID X -4 DO 2 STEP 8932 ;

COMPONENTS 5 ;
- Q1_stage2_domain1_reg DFFHQNx3_ASAP7_75t_SL + PLACED ( 1512 4320 ) FS + WEIGHT 1
 ;
- g72 NAND2xp5_ASAP7_75t_SL + PLACED ( 3240 2160 ) S
 ;
- Q1_stage1_domain1_reg DFFHQNx1_ASAP7_75t_SL + PLACED ( 1512 3240 ) N + WEIGHT 1
 ;
- g74 OAI21x1_ASAP7_75t_SL + PLACED ( 3024 1080 ) N
 ;
- g75 INVx2_ASAP7_75t_SL + PLACED ( 3240 0 ) FS
 ;
END COMPONENTS

PINS 6 ;
- in1_domain1 + NET in1_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- in2_domain1 + NET in2_domain1 + DIRECTION INPUT + USE SIGNAL
 ;
- out1_domain1 + NET out1_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- out2_domain1 + NET out2_domain1 + DIRECTION OUTPUT + USE SIGNAL
 ;
- clk1 + NET clk1 + DIRECTION INPUT + USE SIGNAL
 ;
- rst + NET rst + DIRECTION INPUT + USE SIGNAL
 ;
END PINS

SPECIALNETS 2 ;
- vdd
  + USE POWER
 ;
- vss
  + USE GROUND
 ;
END SPECIALNETS

NETS 10 ;
- in1_domain1
  ( PIN in1_domain1 ) ( g74 A1 )
 ;
- in2_domain1
  ( PIN in2_domain1 ) ( g74 A2 )
 ;
- clk1
  ( PIN clk1 ) ( Q1_stage1_domain1_reg CLK ) ( Q1_stage2_domain1_reg CLK )
  + FIXED M1 ( 1888 4032 0 ) ( * 4608 0 )
  + USE CLOCK
  + WEIGHT 20
 ;
- rst
  ( PIN rst ) ( g75 A )
 ;
- out1_domain1
  ( PIN out1_domain1 )
 ;
- out2_domain1
  ( PIN out2_domain1 ) ( Q1_stage2_domain1_reg QN )
 ;
- Q1_stage1_domain1
  ( Q1_stage1_domain1_reg QN ) ( g72 B )
  + ROUTED M2 ( 3456 2448 ) ( 3528 * ) VIA12
    NEW M2 ( 2880 5760 ) ( 3456 * ) VIA23
    NEW M3 ( 2880 2304 ) ( * 5760 ) VIA23
    NEW M2 ( 2880 2304 ) RECT ( -224 -144 4256 288 )
    NEW M2 ( 3456 2448 ) RECT ( -296 -144 216 144 )
    NEW M3 ( 3456 2448 ) RECT ( -144 -500 144 3536 )
    NEW M2 ( 2880 2304 ) ( 6912 * ) VIA12
    NEW M3 ( 3456 2448 ) ( * 5760 )
    NEW M1 ( 5760 3456 0 ) ( 6912 * )
    NEW M1 ( 6912 2304 ) ( * 3456 )
    NEW M3 ( 2880 2304 ) VIA23
    NEW M3 ( 3456 2448 ) VIA23
 ;
- n_0
  ( g75 Y ) ( g74 B ) ( g72 A )
  + ROUTED M3 ( 4608 576 ) ( * 2880 ) VIA23
    NEW M3 ( 4032 576 ) ( * 1728 ) VIA23
    NEW M2 ( 3384 1728 ) ( 4032 * )
    NEW M1 ( 3816 288 0 ) ( 5184 * )
    NEW M2 ( 4032 576 ) ( 4608 * ) VIA23
    NEW M2 ( 4032 2880 ) ( 4608 * )
    NEW M2 ( 4608 576 ) ( 5184 * ) VIA12
    NEW M1 ( 5184 288 ) ( * 576 )
    NEW M2 ( 3384 1728 ) VIA12
    NEW M3 ( 4032 576 ) VIA23
    NEW M2 ( 4032 2880 ) VIA12
 ;
- n_1
  ( g74 Y ) ( Q1_stage1_domain1_reg D )
  + ROUTED M1 ( 8640 1728 ) ( * 8640 ) VIA12
    NEW M2 ( 5184 1728 ) ( 8640 * ) VIA12
    NEW M1 ( 576 1152 ) ( 2304 * )
    NEW M1 ( 576 1152 ) ( * 8640 ) VIA12
    NEW M2 ( 576 8640 ) ( 8640 * )
    NEW M1 ( 2304 1152 ) ( * 2412 )
    NEW M1 ( 2304 2412 ) ( 2484 * )
    NEW M1 ( 2484 2412 ) ( * 3456 0 )
    NEW M1 ( 4680 1836 0 ) ( 5184 * )
    NEW M1 ( 5184 1728 ) ( * 1836 )
    NEW M2 ( 5184 1728 ) VIA12
 ;
- n_2
  ( g72 Y ) ( Q1_stage2_domain1_reg D )
  + ROUTED M2 ( 1152 6336 ) ( 2484 * ) VIA12
    NEW M3 ( 1152 2304 ) ( * 6336 ) VIA23
    NEW M2 ( 1152 2304 ) ( 1728 * ) VIA12
    NEW M1 ( 1728 2304 ) ( * 2484 )
    NEW M1 ( 1728 2484 ) ( 3312 * 0 )
    NEW M1 ( 2484 5184 0 ) ( * 6336 )
    NEW M3 ( 1152 2304 ) VIA23
 ;
END NETS

END DESIGN
