// Seed: 2899081244
module module_0 (
    output supply1 id_0,
    input supply1 id_1,
    output wire id_2,
    input wor id_3,
    input tri id_4,
    output tri0 id_5,
    output tri id_6,
    input wand id_7,
    input wor id_8,
    output supply1 id_9,
    input wand id_10,
    output wire id_11,
    input uwire id_12,
    output wand id_13,
    output tri0 id_14
    , id_32,
    input tri0 id_15,
    input supply1 id_16,
    output wor id_17,
    output tri id_18,
    input tri0 id_19,
    input tri1 id_20,
    input wor id_21
    , id_33,
    input tri id_22,
    input tri0 void id_23
    , id_34,
    output tri id_24,
    input wire id_25,
    input tri id_26,
    output wire id_27,
    output tri0 id_28,
    input supply0 id_29,
    output wire id_30
);
  assign id_27 = {1};
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    output tri id_3,
    input wire id_4,
    input uwire id_5,
    output wand id_6,
    input tri0 id_7
    , id_14,
    output tri0 id_8,
    input tri0 id_9,
    input wand id_10,
    input tri1 id_11,
    input wand id_12
);
  wire id_15;
  module_0(
      id_8,
      id_11,
      id_3,
      id_4,
      id_9,
      id_2,
      id_2,
      id_4,
      id_1,
      id_6,
      id_9,
      id_2,
      id_7,
      id_8,
      id_8,
      id_1,
      id_4,
      id_3,
      id_3,
      id_7,
      id_10,
      id_1,
      id_10,
      id_12,
      id_8,
      id_9,
      id_9,
      id_2,
      id_2,
      id_4,
      id_8
  );
endmodule
