

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_2_5_3_0_ap_fixed_16_4_5_3_0_config2_s'
================================================================
* Date:           Sat Jul 22 16:07:55 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg225-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  5.282 ns|     0.42 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  36.974 ns|  36.974 ns|    2|    2|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.28>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_22 = read i2192 @_ssdm_op_Read.ap_auto.i2192, i2192 %p_read" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 9 'read' 'p_read_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i2192 %p_read_22" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 10 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln717_80 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2, i32 7"   --->   Operation 11 'partselect' 'trunc_ln717_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mult_V_10 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 8, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 12 'partselect' 'mult_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln1171_31 = sext i8 %mult_V_10"   --->   Operation 13 'sext' 'sext_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln1171_32 = sext i8 %mult_V_10"   --->   Operation 14 'sext' 'sext_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (5.28ns)   --->   "%mul_ln1171 = mul i14 %sext_ln1171_32, i14 19"   --->   Operation 15 'mul' 'mul_ln1171' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%trunc_ln717_81 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171, i32 2, i32 13"   --->   Operation 16 'partselect' 'trunc_ln717_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_10, i4 0"   --->   Operation 17 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1171_33 = sext i12 %tmp_7"   --->   Operation 18 'sext' 'sext_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.54ns)   --->   "%sub_ln1171_629 = sub i13 %sext_ln1171_31, i13 %sext_ln1171_33"   --->   Operation 19 'sub' 'sub_ln1171_629' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln717_82 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_629, i32 2, i32 12"   --->   Operation 20 'partselect' 'trunc_ln717_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln717_83 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 9, i32 15"   --->   Operation 21 'partselect' 'trunc_ln717_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln38_2 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 16, i32 23" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 22 'partselect' 'trunc_ln38_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1171_35 = sext i8 %trunc_ln38_2"   --->   Operation 23 'sext' 'sext_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (5.28ns)   --->   "%mul_ln1171_39 = mul i13 %sext_ln1171_35, i13 13"   --->   Operation 24 'mul' 'mul_ln1171_39' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln717_85 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_39, i32 2, i32 12"   --->   Operation 25 'partselect' 'trunc_ln717_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%shl_ln1171_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_2, i3 0"   --->   Operation 26 'bitconcatenate' 'shl_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1171_38 = sext i11 %shl_ln1171_24"   --->   Operation 27 'sext' 'sext_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_36 = sub i12 0, i12 %sext_ln1171_38"   --->   Operation 28 'sub' 'sub_ln1171_36' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln1171_25 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_2, i1 0"   --->   Operation 29 'bitconcatenate' 'shl_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1171_39 = sext i9 %shl_ln1171_25"   --->   Operation 30 'sext' 'sext_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1171_40 = sext i9 %shl_ln1171_25"   --->   Operation 31 'sext' 'sext_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_37 = sub i12 %sub_ln1171_36, i12 %sext_ln1171_40"   --->   Operation 32 'sub' 'sub_ln1171_37' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln717_88 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_37, i32 2, i32 11"   --->   Operation 33 'partselect' 'trunc_ln717_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.36ns)   --->   "%sub_ln1171_38 = sub i10 0, i10 %sext_ln1171_39"   --->   Operation 34 'sub' 'sub_ln1171_38' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln717_89 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_38, i32 2, i32 9"   --->   Operation 35 'partselect' 'trunc_ln717_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln38_3 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 24, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 36 'partselect' 'trunc_ln38_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln1171_41 = sext i8 %trunc_ln38_3"   --->   Operation 37 'sext' 'sext_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1171_42 = sext i8 %trunc_ln38_3"   --->   Operation 38 'sext' 'sext_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (5.28ns)   --->   "%mul_ln1171_40 = mul i14 %sext_ln1171_42, i14 21"   --->   Operation 39 'mul' 'mul_ln1171_40' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln717_90 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_40, i32 2, i32 13"   --->   Operation 40 'partselect' 'trunc_ln717_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%shl_ln1171_26 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_3, i3 0"   --->   Operation 41 'bitconcatenate' 'shl_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1171_43 = sext i11 %shl_ln1171_26"   --->   Operation 42 'sext' 'sext_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.48ns)   --->   "%add_ln1171_1 = add i12 %sext_ln1171_43, i12 %sext_ln1171_41"   --->   Operation 43 'add' 'add_ln1171_1' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln717_91 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_1, i32 2, i32 11"   --->   Operation 44 'partselect' 'trunc_ln717_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (5.28ns)   --->   "%mul_ln1171_41 = mul i14 %sext_ln1171_42, i14 26"   --->   Operation 45 'mul' 'mul_ln1171_41' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln717_92 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_41, i32 2, i32 13"   --->   Operation 46 'partselect' 'trunc_ln717_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln38_4 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 32, i32 39" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 47 'partselect' 'trunc_ln38_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln1171_46 = sext i8 %trunc_ln38_4"   --->   Operation 48 'sext' 'sext_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln1171_47 = sext i8 %trunc_ln38_4"   --->   Operation 49 'sext' 'sext_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (5.28ns)   --->   "%mul_ln1171_42 = mul i14 %sext_ln1171_47, i14 16357"   --->   Operation 50 'mul' 'mul_ln1171_42' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln717_94 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_42, i32 2, i32 13"   --->   Operation 51 'partselect' 'trunc_ln717_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (5.28ns)   --->   "%mul_ln1171_43 = mul i14 %sext_ln1171_47, i14 16359"   --->   Operation 52 'mul' 'mul_ln1171_43' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln717_95 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_43, i32 2, i32 13"   --->   Operation 53 'partselect' 'trunc_ln717_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (5.28ns)   --->   "%mul_ln1171_44 = mul i14 %sext_ln1171_47, i14 16363"   --->   Operation 54 'mul' 'mul_ln1171_44' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln717_96 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_44, i32 2, i32 13"   --->   Operation 55 'partselect' 'trunc_ln717_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1171_27 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_4, i4 0"   --->   Operation 56 'bitconcatenate' 'shl_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1171_48 = sext i12 %shl_ln1171_27"   --->   Operation 57 'sext' 'sext_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (1.54ns)   --->   "%sub_ln1171_40 = sub i13 0, i13 %sext_ln1171_48"   --->   Operation 58 'sub' 'sub_ln1171_40' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln717_97 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_40, i32 2, i32 12"   --->   Operation 59 'partselect' 'trunc_ln717_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1171_28 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_4, i2 0"   --->   Operation 60 'bitconcatenate' 'shl_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1171_49 = sext i10 %shl_ln1171_28"   --->   Operation 61 'sext' 'sext_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.41ns)   --->   "%add_ln1171_2 = add i11 %sext_ln1171_49, i11 %sext_ln1171_46"   --->   Operation 62 'add' 'add_ln1171_2' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln717_98 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_2, i32 2, i32 10"   --->   Operation 63 'partselect' 'trunc_ln717_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_41 = sub i11 0, i11 %sext_ln1171_49"   --->   Operation 64 'sub' 'sub_ln1171_41' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 65 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_42 = sub i11 %sub_ln1171_41, i11 %sext_ln1171_46"   --->   Operation 65 'sub' 'sub_ln1171_42' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln717_99 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_42, i32 2, i32 10"   --->   Operation 66 'partselect' 'trunc_ln717_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mult_V_45 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 40, i32 47" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 67 'partselect' 'mult_V_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1171_50 = sext i8 %mult_V_45"   --->   Operation 68 'sext' 'sext_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1171_51 = sext i8 %mult_V_45"   --->   Operation 69 'sext' 'sext_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (5.28ns)   --->   "%mul_ln1171_45 = mul i13 %sext_ln1171_51, i13 13"   --->   Operation 70 'mul' 'mul_ln1171_45' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln717_100 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_45, i32 2, i32 12"   --->   Operation 71 'partselect' 'trunc_ln717_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%shl_ln1171_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_45, i2 0"   --->   Operation 72 'bitconcatenate' 'shl_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln1171_52 = sext i10 %shl_ln1171_29"   --->   Operation 73 'sext' 'sext_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (1.41ns)   --->   "%add_ln1171_3 = add i11 %sext_ln1171_52, i11 %sext_ln1171_50"   --->   Operation 74 'add' 'add_ln1171_3' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln717_101 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_3, i32 2, i32 10"   --->   Operation 75 'partselect' 'trunc_ln717_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln717_102 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 42, i32 47"   --->   Operation 76 'partselect' 'trunc_ln717_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%shl_ln1171_30 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_45, i1 0"   --->   Operation 77 'bitconcatenate' 'shl_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln1171_53 = sext i9 %shl_ln1171_30"   --->   Operation 78 'sext' 'sext_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.36ns)   --->   "%sub_ln1171_43 = sub i10 0, i10 %sext_ln1171_53"   --->   Operation 79 'sub' 'sub_ln1171_43' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln717_103 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_43, i32 2, i32 9"   --->   Operation 80 'partselect' 'trunc_ln717_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln717_104 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 41, i32 47"   --->   Operation 81 'partselect' 'trunc_ln717_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln38_6 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 48, i32 55" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 82 'partselect' 'trunc_ln38_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%sext_ln1171_54 = sext i8 %trunc_ln38_6"   --->   Operation 83 'sext' 'sext_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1171_55 = sext i8 %trunc_ln38_6"   --->   Operation 84 'sext' 'sext_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln1171_56 = sext i8 %trunc_ln38_6"   --->   Operation 85 'sext' 'sext_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (5.28ns)   --->   "%mul_ln1171_46 = mul i14 %sext_ln1171_56, i14 23"   --->   Operation 86 'mul' 'mul_ln1171_46' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%trunc_ln717_105 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_46, i32 2, i32 13"   --->   Operation 87 'partselect' 'trunc_ln717_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_6, i2 0"   --->   Operation 88 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln1171_57 = sext i10 %tmp_s"   --->   Operation 89 'sext' 'sext_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (1.41ns)   --->   "%sub_ln1171_631 = sub i11 %sext_ln1171_55, i11 %sext_ln1171_57"   --->   Operation 90 'sub' 'sub_ln1171_631' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln717_106 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_631, i32 2, i32 10"   --->   Operation 91 'partselect' 'trunc_ln717_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (5.28ns)   --->   "%mul_ln1171_47 = mul i13 %sext_ln1171_54, i13 13"   --->   Operation 92 'mul' 'mul_ln1171_47' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%trunc_ln717_107 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_47, i32 2, i32 12"   --->   Operation 93 'partselect' 'trunc_ln717_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (1.41ns)   --->   "%sub_ln1171_44 = sub i11 %sext_ln1171_57, i11 %sext_ln1171_55"   --->   Operation 94 'sub' 'sub_ln1171_44' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln717_108 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_44, i32 2, i32 10"   --->   Operation 95 'partselect' 'trunc_ln717_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (5.28ns)   --->   "%mul_ln1171_48 = mul i14 %sext_ln1171_56, i14 21"   --->   Operation 96 'mul' 'mul_ln1171_48' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln717_109 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_48, i32 2, i32 13"   --->   Operation 97 'partselect' 'trunc_ln717_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%shl_ln1171_31 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_6, i1 0"   --->   Operation 98 'bitconcatenate' 'shl_ln1171_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln1171_59 = sext i9 %shl_ln1171_31"   --->   Operation 99 'sext' 'sext_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (1.36ns)   --->   "%sub_ln1171_45 = sub i10 0, i10 %sext_ln1171_59"   --->   Operation 100 'sub' 'sub_ln1171_45' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln717_110 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_45, i32 2, i32 9"   --->   Operation 101 'partselect' 'trunc_ln717_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln38_7 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 56, i32 63" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 102 'partselect' 'trunc_ln38_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1171_60 = sext i8 %trunc_ln38_7"   --->   Operation 103 'sext' 'sext_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln1171_61 = sext i8 %trunc_ln38_7"   --->   Operation 104 'sext' 'sext_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln1171_62 = sext i8 %trunc_ln38_7"   --->   Operation 105 'sext' 'sext_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln1171_63 = sext i8 %trunc_ln38_7"   --->   Operation 106 'sext' 'sext_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1171_32 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_7, i3 0"   --->   Operation 107 'bitconcatenate' 'shl_ln1171_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1171_64 = sext i11 %shl_ln1171_32"   --->   Operation 108 'sext' 'sext_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%shl_ln1171_33 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_7, i1 0"   --->   Operation 109 'bitconcatenate' 'shl_ln1171_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln1171_65 = sext i9 %shl_ln1171_33"   --->   Operation 110 'sext' 'sext_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.48ns)   --->   "%sub_ln1171_46 = sub i12 %sext_ln1171_64, i12 %sext_ln1171_65"   --->   Operation 111 'sub' 'sub_ln1171_46' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%trunc_ln717_111 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_46, i32 2, i32 11"   --->   Operation 112 'partselect' 'trunc_ln717_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln1171_34 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_7, i4 0"   --->   Operation 113 'bitconcatenate' 'shl_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln1171_66 = sext i12 %shl_ln1171_34"   --->   Operation 114 'sext' 'sext_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_47 = sub i13 0, i13 %sext_ln1171_66"   --->   Operation 115 'sub' 'sub_ln1171_47' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 116 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_48 = sub i13 %sub_ln1171_47, i13 %sext_ln1171_62"   --->   Operation 116 'sub' 'sub_ln1171_48' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln717_112 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_48, i32 2, i32 12"   --->   Operation 117 'partselect' 'trunc_ln717_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (5.28ns)   --->   "%mul_ln1171_49 = mul i14 %sext_ln1171_61, i14 16359"   --->   Operation 118 'mul' 'mul_ln1171_49' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%trunc_ln717_113 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_49, i32 2, i32 13"   --->   Operation 119 'partselect' 'trunc_ln717_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (5.28ns)   --->   "%mul_ln1171_50 = mul i15 %sext_ln1171_60, i15 32729"   --->   Operation 120 'mul' 'mul_ln1171_50' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%trunc_ln717_114 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_50, i32 2, i32 14"   --->   Operation 121 'partselect' 'trunc_ln717_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1171_35 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_7, i2 0"   --->   Operation 122 'bitconcatenate' 'shl_ln1171_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln1171_68 = sext i10 %shl_ln1171_35"   --->   Operation 123 'sext' 'sext_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (1.41ns)   --->   "%add_ln1171_4 = add i11 %sext_ln1171_68, i11 %sext_ln1171_63"   --->   Operation 124 'add' 'add_ln1171_4' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln717_115 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_4, i32 2, i32 10"   --->   Operation 125 'partselect' 'trunc_ln717_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%trunc_ln38_8 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 64, i32 71" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 126 'partselect' 'trunc_ln38_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln1171_69 = sext i8 %trunc_ln38_8"   --->   Operation 127 'sext' 'sext_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%shl_ln1171_36 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_8, i5 0"   --->   Operation 128 'bitconcatenate' 'shl_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1171_70 = sext i13 %shl_ln1171_36"   --->   Operation 129 'sext' 'sext_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (1.53ns)   --->   "%add_ln1171_5 = add i14 %sext_ln1171_70, i14 %sext_ln1171_69"   --->   Operation 130 'add' 'add_ln1171_5' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln717_116 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln1171_5, i32 2, i32 13"   --->   Operation 131 'partselect' 'trunc_ln717_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%shl_ln1171_37 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_8, i4 0"   --->   Operation 132 'bitconcatenate' 'shl_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%sext_ln1171_71 = sext i12 %shl_ln1171_37"   --->   Operation 133 'sext' 'sext_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%shl_ln1171_38 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_8, i1 0"   --->   Operation 134 'bitconcatenate' 'shl_ln1171_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln1171_72 = sext i9 %shl_ln1171_38"   --->   Operation 135 'sext' 'sext_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln1171_73 = sext i9 %shl_ln1171_38"   --->   Operation 136 'sext' 'sext_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (1.54ns)   --->   "%add_ln1171_6 = add i13 %sext_ln1171_71, i13 %sext_ln1171_73"   --->   Operation 137 'add' 'add_ln1171_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln717_117 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_6, i32 2, i32 12"   --->   Operation 138 'partselect' 'trunc_ln717_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln717_118 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 65, i32 71"   --->   Operation 139 'partselect' 'trunc_ln717_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (1.36ns)   --->   "%sub_ln1171_49 = sub i10 0, i10 %sext_ln1171_72"   --->   Operation 140 'sub' 'sub_ln1171_49' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln717_119 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_49, i32 2, i32 9"   --->   Operation 141 'partselect' 'trunc_ln717_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 72, i32 79"   --->   Operation 142 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%shl_ln1171_39 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_16, i2 0"   --->   Operation 143 'bitconcatenate' 'shl_ln1171_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln1171_74 = sext i10 %shl_ln1171_39"   --->   Operation 144 'sext' 'sext_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (1.41ns)   --->   "%sub_ln1171_50 = sub i11 0, i11 %sext_ln1171_74"   --->   Operation 145 'sub' 'sub_ln1171_50' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "%trunc_ln717_120 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_50, i32 2, i32 10"   --->   Operation 146 'partselect' 'trunc_ln717_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln717_121 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 73, i32 79"   --->   Operation 147 'partselect' 'trunc_ln717_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%trunc_ln717_122 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 74, i32 79"   --->   Operation 148 'partselect' 'trunc_ln717_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1171_40 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_16, i3 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1171_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1171_75 = sext i11 %shl_ln1171_40"   --->   Operation 150 'sext' 'sext_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1171_41 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_16, i1 0"   --->   Operation 151 'bitconcatenate' 'shl_ln1171_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1171_76 = sext i9 %shl_ln1171_41"   --->   Operation 152 'sext' 'sext_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%sext_ln1171_77 = sext i9 %shl_ln1171_41"   --->   Operation 153 'sext' 'sext_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (1.48ns)   --->   "%sub_ln1171_51 = sub i12 %sext_ln1171_75, i12 %sext_ln1171_77"   --->   Operation 154 'sub' 'sub_ln1171_51' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln717_123 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_51, i32 2, i32 11"   --->   Operation 155 'partselect' 'trunc_ln717_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 156 [1/1] (1.36ns)   --->   "%sub_ln1171_52 = sub i10 0, i10 %sext_ln1171_76"   --->   Operation 156 'sub' 'sub_ln1171_52' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln717_124 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_52, i32 2, i32 9"   --->   Operation 157 'partselect' 'trunc_ln717_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%mult_V_80 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 80, i32 87" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 158 'partselect' 'mult_V_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln42 = sext i8 %mult_V_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'sext' 'sext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln42_1 = sext i8 %mult_V_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'sext' 'sext_ln42_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_80, i2 0"   --->   Operation 161 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln1171_78 = sext i10 %tmp_17"   --->   Operation 162 'sext' 'sext_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 163 [1/1] (1.41ns)   --->   "%sub_ln1171_632 = sub i11 %sext_ln42_1, i11 %sext_ln1171_78"   --->   Operation 163 'sub' 'sub_ln1171_632' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%trunc_ln717_125 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_632, i32 2, i32 10"   --->   Operation 164 'partselect' 'trunc_ln717_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1171_578 = sext i9 %trunc_ln717_125"   --->   Operation 165 'sext' 'sext_ln1171_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns)   --->   "%shl_ln1171_42 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_80, i4 0"   --->   Operation 166 'bitconcatenate' 'shl_ln1171_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln1171_79 = sext i12 %shl_ln1171_42"   --->   Operation 167 'sext' 'sext_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln1171_81 = sext i10 %tmp_17"   --->   Operation 168 'sext' 'sext_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (1.54ns)   --->   "%sub_ln1171_53 = sub i13 %sext_ln1171_79, i13 %sext_ln1171_81"   --->   Operation 169 'sub' 'sub_ln1171_53' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.00ns)   --->   "%trunc_ln717_126 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_53, i32 2, i32 12"   --->   Operation 170 'partselect' 'trunc_ln717_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (5.28ns)   --->   "%mul_ln1171_51 = mul i14 %sext_ln42, i14 23"   --->   Operation 171 'mul' 'mul_ln1171_51' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln717_127 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_51, i32 2, i32 13"   --->   Operation 172 'partselect' 'trunc_ln717_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (1.41ns)   --->   "%sub_ln1171_54 = sub i11 %sext_ln1171_78, i11 %sext_ln42_1"   --->   Operation 173 'sub' 'sub_ln1171_54' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%trunc_ln717_128 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_54, i32 2, i32 10"   --->   Operation 174 'partselect' 'trunc_ln717_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln38_s = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 88, i32 95" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 175 'partselect' 'trunc_ln38_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 176 [1/1] (0.00ns)   --->   "%sext_ln1171_82 = sext i8 %trunc_ln38_s"   --->   Operation 176 'sext' 'sext_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1171_83 = sext i8 %trunc_ln38_s"   --->   Operation 177 'sext' 'sext_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%sext_ln1171_84 = sext i8 %trunc_ln38_s"   --->   Operation 178 'sext' 'sext_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (1.30ns)   --->   "%sub_ln1171_55 = sub i9 0, i9 %sext_ln1171_84"   --->   Operation 179 'sub' 'sub_ln1171_55' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln717_129 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_55, i32 2, i32 8"   --->   Operation 180 'partselect' 'trunc_ln717_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_18 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_s, i2 0"   --->   Operation 181 'bitconcatenate' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln1171_85 = sext i10 %tmp_18"   --->   Operation 182 'sext' 'sext_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.41ns)   --->   "%sub_ln1171_633 = sub i11 %sext_ln1171_83, i11 %sext_ln1171_85"   --->   Operation 183 'sub' 'sub_ln1171_633' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln717_130 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_633, i32 2, i32 10"   --->   Operation 184 'partselect' 'trunc_ln717_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%sext_ln1171_687 = sext i9 %trunc_ln717_130"   --->   Operation 185 'sext' 'sext_ln1171_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%shl_ln1171_43 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_s, i1 0"   --->   Operation 186 'bitconcatenate' 'shl_ln1171_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%sext_ln1171_86 = sext i9 %shl_ln1171_43"   --->   Operation 187 'sext' 'sext_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (1.36ns)   --->   "%sub_ln1171_56 = sub i10 0, i10 %sext_ln1171_86"   --->   Operation 188 'sub' 'sub_ln1171_56' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%trunc_ln717_131 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_56, i32 2, i32 9"   --->   Operation 189 'partselect' 'trunc_ln717_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%sext_ln1171_689 = sext i8 %trunc_ln717_131"   --->   Operation 190 'sext' 'sext_ln1171_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%shl_ln1171_44 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_s, i3 0"   --->   Operation 191 'bitconcatenate' 'shl_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln1171_87 = sext i11 %shl_ln1171_44"   --->   Operation 192 'sext' 'sext_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (1.48ns)   --->   "%sub_ln1171_57 = sub i12 %sext_ln1171_87, i12 %sext_ln1171_82"   --->   Operation 193 'sub' 'sub_ln1171_57' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln717_132 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_57, i32 2, i32 11"   --->   Operation 194 'partselect' 'trunc_ln717_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%trunc_ln38_1 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 96, i32 103" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 195 'partselect' 'trunc_ln38_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln1171_88 = sext i8 %trunc_ln38_1"   --->   Operation 196 'sext' 'sext_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%shl_ln1171_45 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_1, i4 0"   --->   Operation 197 'bitconcatenate' 'shl_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%sext_ln1171_90 = sext i12 %shl_ln1171_45"   --->   Operation 198 'sext' 'sext_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_58 = sub i13 0, i13 %sext_ln1171_90"   --->   Operation 199 'sub' 'sub_ln1171_58' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%shl_ln1171_46 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_1, i2 0"   --->   Operation 200 'bitconcatenate' 'shl_ln1171_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%sext_ln1171_91 = sext i10 %shl_ln1171_46"   --->   Operation 201 'sext' 'sext_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_59 = sub i13 %sub_ln1171_58, i13 %sext_ln1171_91"   --->   Operation 202 'sub' 'sub_ln1171_59' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln717_133 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_59, i32 2, i32 12"   --->   Operation 203 'partselect' 'trunc_ln717_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%shl_ln1171_47 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_1, i3 0"   --->   Operation 204 'bitconcatenate' 'shl_ln1171_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln1171_92 = sext i11 %shl_ln1171_47"   --->   Operation 205 'sext' 'sext_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (1.48ns)   --->   "%sub_ln1171_60 = sub i12 0, i12 %sext_ln1171_92"   --->   Operation 206 'sub' 'sub_ln1171_60' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (5.28ns)   --->   "%mul_ln1171_52 = mul i14 %sext_ln1171_88, i14 16361"   --->   Operation 207 'mul' 'mul_ln1171_52' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln717_135 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_52, i32 2, i32 13"   --->   Operation 208 'partselect' 'trunc_ln717_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (5.28ns)   --->   "%mul_ln1171_53 = mul i14 %sext_ln1171_88, i14 16363"   --->   Operation 209 'mul' 'mul_ln1171_53' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln717_137 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_53, i32 2, i32 13"   --->   Operation 210 'partselect' 'trunc_ln717_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%trunc_ln717_138 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 97, i32 103"   --->   Operation 211 'partselect' 'trunc_ln717_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln38_5 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 104, i32 111" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 212 'partselect' 'trunc_ln38_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%trunc_ln717_140 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 106, i32 111"   --->   Operation 213 'partselect' 'trunc_ln717_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%trunc_ln717_143 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 105, i32 111"   --->   Operation 214 'partselect' 'trunc_ln717_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln38_9 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 120, i32 127" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 215 'partselect' 'trunc_ln38_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%sext_ln1171_98 = sext i8 %trunc_ln38_9"   --->   Operation 216 'sext' 'sext_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%sext_ln1171_100 = sext i8 %trunc_ln38_9"   --->   Operation 217 'sext' 'sext_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%sext_ln1171_101 = sext i8 %trunc_ln38_9"   --->   Operation 218 'sext' 'sext_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_19 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_9, i2 0"   --->   Operation 219 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln1171_102 = sext i10 %tmp_19"   --->   Operation 220 'sext' 'sext_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (1.41ns)   --->   "%sub_ln1171_634 = sub i11 %sext_ln1171_101, i11 %sext_ln1171_102"   --->   Operation 221 'sub' 'sub_ln1171_634' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln717_144 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_634, i32 2, i32 10"   --->   Operation 222 'partselect' 'trunc_ln717_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln1171_859 = sext i9 %trunc_ln717_144"   --->   Operation 223 'sext' 'sext_ln1171_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (5.28ns)   --->   "%mul_ln1171_54 = mul i13 %sext_ln1171_100, i13 8179"   --->   Operation 224 'mul' 'mul_ln1171_54' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%trunc_ln717_145 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_54, i32 2, i32 12"   --->   Operation 225 'partselect' 'trunc_ln717_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_66 = sub i11 0, i11 %sext_ln1171_102"   --->   Operation 226 'sub' 'sub_ln1171_66' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 227 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_67 = sub i11 %sub_ln1171_66, i11 %sext_ln1171_101"   --->   Operation 227 'sub' 'sub_ln1171_67' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln717_146 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_67, i32 2, i32 10"   --->   Operation 228 'partselect' 'trunc_ln717_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (5.28ns)   --->   "%mul_ln1171_55 = mul i14 %sext_ln1171_98, i14 21"   --->   Operation 229 'mul' 'mul_ln1171_55' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln717_148 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_55, i32 2, i32 13"   --->   Operation 230 'partselect' 'trunc_ln717_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln38_10 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 136, i32 143" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 231 'partselect' 'trunc_ln38_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%sext_ln1171_105 = sext i8 %trunc_ln38_10"   --->   Operation 232 'sext' 'sext_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (5.28ns)   --->   "%mul_ln1171_56 = mul i14 %sext_ln1171_105, i14 19"   --->   Operation 233 'mul' 'mul_ln1171_56' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%trunc_ln717_149 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_56, i32 2, i32 13"   --->   Operation 234 'partselect' 'trunc_ln717_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%shl_ln1171_52 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_10, i3 0"   --->   Operation 235 'bitconcatenate' 'shl_ln1171_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%sext_ln1171_106 = sext i11 %shl_ln1171_52"   --->   Operation 236 'sext' 'sext_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%shl_ln1171_53 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_10, i1 0"   --->   Operation 237 'bitconcatenate' 'shl_ln1171_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%sext_ln1171_107 = sext i9 %shl_ln1171_53"   --->   Operation 238 'sext' 'sext_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%sext_ln1171_108 = sext i9 %shl_ln1171_53"   --->   Operation 239 'sext' 'sext_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (1.48ns)   --->   "%add_ln1171_7 = add i12 %sext_ln1171_106, i12 %sext_ln1171_108"   --->   Operation 240 'add' 'add_ln1171_7' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%trunc_ln717_150 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_7, i32 2, i32 11"   --->   Operation 241 'partselect' 'trunc_ln717_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%shl_ln1171_54 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_10, i2 0"   --->   Operation 242 'bitconcatenate' 'shl_ln1171_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln1171_109 = sext i10 %shl_ln1171_54"   --->   Operation 243 'sext' 'sext_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (1.41ns)   --->   "%sub_ln1171_68 = sub i11 0, i11 %sext_ln1171_109"   --->   Operation 244 'sub' 'sub_ln1171_68' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln717_151 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_68, i32 2, i32 10"   --->   Operation 245 'partselect' 'trunc_ln717_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.36ns)   --->   "%sub_ln1171_69 = sub i10 0, i10 %sext_ln1171_107"   --->   Operation 246 'sub' 'sub_ln1171_69' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%trunc_ln717_152 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_69, i32 2, i32 9"   --->   Operation 247 'partselect' 'trunc_ln717_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%sext_ln717_17 = sext i8 %trunc_ln717_152"   --->   Operation 248 'sext' 'sext_ln717_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%trunc_ln717_153 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 145, i32 151"   --->   Operation 249 'partselect' 'trunc_ln717_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 144, i32 151"   --->   Operation 250 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%shl_ln1171_55 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_21, i1 0"   --->   Operation 251 'bitconcatenate' 'shl_ln1171_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.00ns)   --->   "%sext_ln1171_110 = sext i9 %shl_ln1171_55"   --->   Operation 252 'sext' 'sext_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 253 [1/1] (1.36ns)   --->   "%sub_ln1171_70 = sub i10 0, i10 %sext_ln1171_110"   --->   Operation 253 'sub' 'sub_ln1171_70' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln717_154 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_70, i32 2, i32 9"   --->   Operation 254 'partselect' 'trunc_ln717_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 160, i32 167"   --->   Operation 255 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 256 [1/1] (0.00ns)   --->   "%shl_ln1171_56 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_22, i1 0"   --->   Operation 256 'bitconcatenate' 'shl_ln1171_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.00ns)   --->   "%sext_ln1171_111 = sext i9 %shl_ln1171_56"   --->   Operation 257 'sext' 'sext_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 258 [1/1] (1.36ns)   --->   "%sub_ln1171_71 = sub i10 0, i10 %sext_ln1171_111"   --->   Operation 258 'sub' 'sub_ln1171_71' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 259 [1/1] (0.00ns)   --->   "%trunc_ln717_155 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_71, i32 2, i32 9"   --->   Operation 259 'partselect' 'trunc_ln717_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%trunc_ln717_156 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 162, i32 167"   --->   Operation 260 'partselect' 'trunc_ln717_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 168, i32 175"   --->   Operation 261 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns)   --->   "%shl_ln1171_57 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_23, i1 0"   --->   Operation 262 'bitconcatenate' 'shl_ln1171_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%sext_ln1171_112 = sext i9 %shl_ln1171_57"   --->   Operation 263 'sext' 'sext_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (1.36ns)   --->   "%sub_ln1171_72 = sub i10 0, i10 %sext_ln1171_112"   --->   Operation 264 'sub' 'sub_ln1171_72' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.00ns)   --->   "%trunc_ln717_157 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_72, i32 2, i32 9"   --->   Operation 265 'partselect' 'trunc_ln717_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln38_10 = sext i8 %trunc_ln717_157" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 266 'sext' 'sext_ln38_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln38_11 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 176, i32 183" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 267 'partselect' 'trunc_ln38_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln717_20 = sext i8 %trunc_ln38_11"   --->   Operation 268 'sext' 'sext_ln717_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns)   --->   "%sext_ln717_21 = sext i8 %trunc_ln38_11"   --->   Operation 269 'sext' 'sext_ln717_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns)   --->   "%trunc_ln717_158 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 178, i32 183"   --->   Operation 270 'partselect' 'trunc_ln717_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (5.28ns)   --->   "%mul_ln1171_57 = mul i15 %sext_ln717_21, i15 53"   --->   Operation 271 'mul' 'mul_ln1171_57' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln717_159 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_57, i32 2, i32 14"   --->   Operation 272 'partselect' 'trunc_ln717_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (5.28ns)   --->   "%mul_ln1171_58 = mul i13 %sext_ln717_20, i13 13"   --->   Operation 273 'mul' 'mul_ln1171_58' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%trunc_ln717_160 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_58, i32 2, i32 12"   --->   Operation 274 'partselect' 'trunc_ln717_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (5.28ns)   --->   "%mul_ln1171_59 = mul i15 %sext_ln717_21, i15 32725"   --->   Operation 275 'mul' 'mul_ln1171_59' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%trunc_ln717_161 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_59, i32 2, i32 14"   --->   Operation 276 'partselect' 'trunc_ln717_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln38_12 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 184, i32 191" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 277 'partselect' 'trunc_ln38_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1171_113 = sext i8 %trunc_ln38_12"   --->   Operation 278 'sext' 'sext_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%sext_ln1171_114 = sext i8 %trunc_ln38_12"   --->   Operation 279 'sext' 'sext_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns)   --->   "%sext_ln1171_115 = sext i8 %trunc_ln38_12"   --->   Operation 280 'sext' 'sext_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns)   --->   "%shl_ln1171_58 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_12, i3 0"   --->   Operation 281 'bitconcatenate' 'shl_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%sext_ln1171_116 = sext i11 %shl_ln1171_58"   --->   Operation 282 'sext' 'sext_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (1.48ns)   --->   "%sub_ln1171_73 = sub i12 0, i12 %sext_ln1171_116"   --->   Operation 283 'sub' 'sub_ln1171_73' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%trunc_ln717_162 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_73, i32 2, i32 11"   --->   Operation 284 'partselect' 'trunc_ln717_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.00ns)   --->   "%sext_ln1171_987 = sext i10 %trunc_ln717_162"   --->   Operation 285 'sext' 'sext_ln1171_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 286 [1/1] (0.00ns)   --->   "%shl_ln1171_59 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_12, i4 0"   --->   Operation 286 'bitconcatenate' 'shl_ln1171_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1171_117 = sext i12 %shl_ln1171_59"   --->   Operation 287 'sext' 'sext_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_74 = sub i13 0, i13 %sext_ln1171_117"   --->   Operation 288 'sub' 'sub_ln1171_74' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%shl_ln1171_60 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_12, i2 0"   --->   Operation 289 'bitconcatenate' 'shl_ln1171_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln1171_118 = sext i10 %shl_ln1171_60"   --->   Operation 290 'sext' 'sext_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln1171_119 = sext i10 %shl_ln1171_60"   --->   Operation 291 'sext' 'sext_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_75 = sub i13 %sub_ln1171_74, i13 %sext_ln1171_119"   --->   Operation 292 'sub' 'sub_ln1171_75' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%trunc_ln717_163 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_75, i32 2, i32 12"   --->   Operation 293 'partselect' 'trunc_ln717_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (1.41ns)   --->   "%sub_ln1171_76 = sub i11 0, i11 %sext_ln1171_118"   --->   Operation 294 'sub' 'sub_ln1171_76' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln717_164 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_76, i32 2, i32 10"   --->   Operation 295 'partselect' 'trunc_ln717_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (1.48ns)   --->   "%sub_ln1171_77 = sub i11 %sub_ln1171_76, i11 %sext_ln1171_115"   --->   Operation 296 'sub' 'sub_ln1171_77' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln717_165 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_77, i32 2, i32 10"   --->   Operation 297 'partselect' 'trunc_ln717_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (5.28ns)   --->   "%mul_ln1171_60 = mul i13 %sext_ln1171_114, i13 11"   --->   Operation 298 'mul' 'mul_ln1171_60' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln717_166 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_60, i32 2, i32 12"   --->   Operation 299 'partselect' 'trunc_ln717_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (1.30ns)   --->   "%sub_ln1171_78 = sub i9 0, i9 %sext_ln1171_113"   --->   Operation 300 'sub' 'sub_ln1171_78' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%trunc_ln717_167 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_78, i32 2, i32 8"   --->   Operation 301 'partselect' 'trunc_ln717_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%sext_ln38_11 = sext i7 %trunc_ln717_167" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 302 'sext' 'sext_ln38_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln38_13 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 192, i32 199" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 303 'partselect' 'trunc_ln38_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%sext_ln1171_120 = sext i8 %trunc_ln38_13"   --->   Operation 304 'sext' 'sext_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln1171_121 = sext i8 %trunc_ln38_13"   --->   Operation 305 'sext' 'sext_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%shl_ln1171_61 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_13, i2 0"   --->   Operation 306 'bitconcatenate' 'shl_ln1171_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%sext_ln1171_122 = sext i10 %shl_ln1171_61"   --->   Operation 307 'sext' 'sext_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (1.41ns)   --->   "%sub_ln1171_79 = sub i11 0, i11 %sext_ln1171_122"   --->   Operation 308 'sub' 'sub_ln1171_79' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%trunc_ln717_168 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_79, i32 2, i32 10"   --->   Operation 309 'partselect' 'trunc_ln717_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%shl_ln1171_62 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_13, i1 0"   --->   Operation 310 'bitconcatenate' 'shl_ln1171_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%sext_ln1171_123 = sext i9 %shl_ln1171_62"   --->   Operation 311 'sext' 'sext_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (1.36ns)   --->   "%sub_ln1171_80 = sub i10 0, i10 %sext_ln1171_123"   --->   Operation 312 'sub' 'sub_ln1171_80' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%trunc_ln717_169 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_80, i32 2, i32 9"   --->   Operation 313 'partselect' 'trunc_ln717_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%sext_ln1171_998 = sext i8 %trunc_ln717_169"   --->   Operation 314 'sext' 'sext_ln1171_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (5.28ns)   --->   "%mul_ln1171_61 = mul i13 %sext_ln1171_120, i13 8181"   --->   Operation 315 'mul' 'mul_ln1171_61' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln717_170 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_61, i32 2, i32 12"   --->   Operation 316 'partselect' 'trunc_ln717_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (1.30ns)   --->   "%sub_ln1171_81 = sub i9 0, i9 %sext_ln1171_121"   --->   Operation 317 'sub' 'sub_ln1171_81' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%trunc_ln717_171 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_81, i32 2, i32 8"   --->   Operation 318 'partselect' 'trunc_ln717_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln38_14 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 200, i32 207" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 319 'partselect' 'trunc_ln38_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%sext_ln717_26 = sext i8 %trunc_ln38_14"   --->   Operation 320 'sext' 'sext_ln717_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln717_172 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 201, i32 207"   --->   Operation 321 'partselect' 'trunc_ln717_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%trunc_ln717_173 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 202, i32 207"   --->   Operation 322 'partselect' 'trunc_ln717_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%shl_ln1171_63 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_14, i2 0"   --->   Operation 323 'bitconcatenate' 'shl_ln1171_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%sext_ln1171_124 = sext i10 %shl_ln1171_63"   --->   Operation 324 'sext' 'sext_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (1.41ns)   --->   "%sub_ln1171_82 = sub i11 %sext_ln1171_124, i11 %sext_ln717_26"   --->   Operation 325 'sub' 'sub_ln1171_82' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%trunc_ln717_174 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_82, i32 2, i32 10"   --->   Operation 326 'partselect' 'trunc_ln717_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns)   --->   "%trunc_ln38_15 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 208, i32 215" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 327 'partselect' 'trunc_ln38_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1171_125 = sext i8 %trunc_ln38_15"   --->   Operation 328 'sext' 'sext_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (1.30ns)   --->   "%sub_ln1171_83 = sub i9 0, i9 %sext_ln1171_125"   --->   Operation 329 'sub' 'sub_ln1171_83' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln717_175 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_83, i32 2, i32 8"   --->   Operation 330 'partselect' 'trunc_ln717_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln38_15 = sext i7 %trunc_ln717_175" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 331 'sext' 'sext_ln38_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln38_16 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 216, i32 223" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 332 'partselect' 'trunc_ln38_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln1171_126 = sext i8 %trunc_ln38_16"   --->   Operation 333 'sext' 'sext_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns)   --->   "%sext_ln1171_127 = sext i8 %trunc_ln38_16"   --->   Operation 334 'sext' 'sext_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%shl_ln1171_64 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_16, i3 0"   --->   Operation 335 'bitconcatenate' 'shl_ln1171_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1171_128 = sext i11 %shl_ln1171_64"   --->   Operation 336 'sext' 'sext_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_84 = sub i12 0, i12 %sext_ln1171_128"   --->   Operation 337 'sub' 'sub_ln1171_84' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 338 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_85 = sub i12 %sub_ln1171_84, i12 %sext_ln1171_126"   --->   Operation 338 'sub' 'sub_ln1171_85' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 339 [1/1] (0.00ns)   --->   "%trunc_ln717_176 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_85, i32 2, i32 11"   --->   Operation 339 'partselect' 'trunc_ln717_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%shl_ln1171_65 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_16, i2 0"   --->   Operation 340 'bitconcatenate' 'shl_ln1171_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln1171_129 = sext i10 %shl_ln1171_65"   --->   Operation 341 'sext' 'sext_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 342 [1/1] (1.41ns)   --->   "%sub_ln1171_86 = sub i11 0, i11 %sext_ln1171_129"   --->   Operation 342 'sub' 'sub_ln1171_86' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (1.48ns)   --->   "%sub_ln1171_87 = sub i11 %sub_ln1171_86, i11 %sext_ln1171_127"   --->   Operation 343 'sub' 'sub_ln1171_87' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%trunc_ln717_177 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_87, i32 2, i32 10"   --->   Operation 344 'partselect' 'trunc_ln717_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln717_178 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_86, i32 2, i32 10"   --->   Operation 345 'partselect' 'trunc_ln717_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln1171_1003 = sext i9 %trunc_ln717_178"   --->   Operation 346 'sext' 'sext_ln1171_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 347 [1/1] (1.41ns)   --->   "%add_ln1171_8 = add i11 %sext_ln1171_129, i11 %sext_ln1171_127"   --->   Operation 347 'add' 'add_ln1171_8' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln717_179 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_8, i32 2, i32 10"   --->   Operation 348 'partselect' 'trunc_ln717_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%trunc_ln38_17 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 224, i32 231" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 349 'partselect' 'trunc_ln38_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln717_29 = sext i8 %trunc_ln38_17"   --->   Operation 350 'sext' 'sext_ln717_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 351 [1/1] (0.00ns)   --->   "%trunc_ln717_180 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 226, i32 231"   --->   Operation 351 'partselect' 'trunc_ln717_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 352 [1/1] (1.30ns)   --->   "%sub_ln1171_88 = sub i9 0, i9 %sext_ln717_29"   --->   Operation 352 'sub' 'sub_ln1171_88' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%trunc_ln717_181 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_88, i32 2, i32 8"   --->   Operation 353 'partselect' 'trunc_ln717_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%sext_ln1171_1004 = sext i7 %trunc_ln717_181"   --->   Operation 354 'sext' 'sext_ln1171_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%trunc_ln38_18 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 232, i32 239" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 355 'partselect' 'trunc_ln38_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns)   --->   "%sext_ln1171_133 = sext i8 %trunc_ln38_18"   --->   Operation 356 'sext' 'sext_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns)   --->   "%sext_ln1171_134 = sext i8 %trunc_ln38_18"   --->   Operation 357 'sext' 'sext_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (1.30ns)   --->   "%sub_ln1171_91 = sub i9 0, i9 %sext_ln1171_134"   --->   Operation 358 'sub' 'sub_ln1171_91' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln717_184 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_91, i32 2, i32 8"   --->   Operation 359 'partselect' 'trunc_ln717_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.00ns)   --->   "%trunc_ln717_185 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 233, i32 239"   --->   Operation 360 'partselect' 'trunc_ln717_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns)   --->   "%shl_ln1171_68 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_18, i2 0"   --->   Operation 361 'bitconcatenate' 'shl_ln1171_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns)   --->   "%sext_ln1171_135 = sext i10 %shl_ln1171_68"   --->   Operation 362 'sext' 'sext_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 363 [1/1] (1.41ns)   --->   "%sub_ln1171_92 = sub i11 %sext_ln1171_135, i11 %sext_ln1171_133"   --->   Operation 363 'sub' 'sub_ln1171_92' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln717_186 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_92, i32 2, i32 10"   --->   Operation 364 'partselect' 'trunc_ln717_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%sext_ln38_18 = sext i9 %trunc_ln717_186" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 365 'sext' 'sext_ln38_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%trunc_ln38_19 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 240, i32 247" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 366 'partselect' 'trunc_ln38_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns)   --->   "%sext_ln717_32 = sext i8 %trunc_ln38_19"   --->   Operation 367 'sext' 'sext_ln717_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%trunc_ln717_187 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 242, i32 247"   --->   Operation 368 'partselect' 'trunc_ln717_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%shl_ln1171_69 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_19, i1 0"   --->   Operation 369 'bitconcatenate' 'shl_ln1171_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%sext_ln1171_136 = sext i9 %shl_ln1171_69"   --->   Operation 370 'sext' 'sext_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (1.36ns)   --->   "%sub_ln1171_93 = sub i10 0, i10 %sext_ln1171_136"   --->   Operation 371 'sub' 'sub_ln1171_93' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.00ns)   --->   "%trunc_ln717_188 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_93, i32 2, i32 9"   --->   Operation 372 'partselect' 'trunc_ln717_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 373 [1/1] (1.30ns)   --->   "%sub_ln1171_94 = sub i9 0, i9 %sext_ln717_32"   --->   Operation 373 'sub' 'sub_ln1171_94' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns)   --->   "%trunc_ln717_189 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_94, i32 2, i32 8"   --->   Operation 374 'partselect' 'trunc_ln717_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%trunc_ln717_190 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 241, i32 247"   --->   Operation 375 'partselect' 'trunc_ln717_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln38_20 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 248, i32 255" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 376 'partselect' 'trunc_ln38_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns)   --->   "%sext_ln717_34 = sext i8 %trunc_ln38_20"   --->   Operation 377 'sext' 'sext_ln717_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns)   --->   "%trunc_ln717_191 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 249, i32 255"   --->   Operation 378 'partselect' 'trunc_ln717_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln717_192 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 250, i32 255"   --->   Operation 379 'partselect' 'trunc_ln717_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (1.30ns)   --->   "%sub_ln1171_95 = sub i9 0, i9 %sext_ln717_34"   --->   Operation 380 'sub' 'sub_ln1171_95' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns)   --->   "%trunc_ln717_193 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_95, i32 2, i32 8"   --->   Operation 381 'partselect' 'trunc_ln717_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns)   --->   "%shl_ln1171_70 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_20, i1 0"   --->   Operation 382 'bitconcatenate' 'shl_ln1171_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln1171_137 = sext i9 %shl_ln1171_70"   --->   Operation 383 'sext' 'sext_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 384 [1/1] (1.36ns)   --->   "%sub_ln1171_96 = sub i10 0, i10 %sext_ln1171_137"   --->   Operation 384 'sub' 'sub_ln1171_96' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 385 [1/1] (0.00ns)   --->   "%trunc_ln717_194 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_96, i32 2, i32 9"   --->   Operation 385 'partselect' 'trunc_ln717_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%sext_ln38_19 = sext i8 %trunc_ln717_194" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 386 'sext' 'sext_ln38_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns)   --->   "%trunc_ln38_21 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 256, i32 263" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 387 'partselect' 'trunc_ln38_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns)   --->   "%sext_ln717_35 = sext i8 %trunc_ln38_21"   --->   Operation 388 'sext' 'sext_ln717_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%trunc_ln717_195 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 257, i32 263"   --->   Operation 389 'partselect' 'trunc_ln717_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (1.30ns)   --->   "%sub_ln1171_97 = sub i9 0, i9 %sext_ln717_35"   --->   Operation 390 'sub' 'sub_ln1171_97' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln717_196 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_97, i32 2, i32 8"   --->   Operation 391 'partselect' 'trunc_ln717_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.00ns)   --->   "%trunc_ln38_22 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 264, i32 271" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 392 'partselect' 'trunc_ln38_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln717_36 = sext i8 %trunc_ln38_22"   --->   Operation 393 'sext' 'sext_ln717_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln717_37 = sext i8 %trunc_ln38_22"   --->   Operation 394 'sext' 'sext_ln717_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_24 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_22, i3 0"   --->   Operation 395 'bitconcatenate' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%sext_ln1171_139 = sext i11 %tmp_24"   --->   Operation 396 'sext' 'sext_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (1.48ns)   --->   "%sub_ln1171_636 = sub i12 %sext_ln717_37, i12 %sext_ln1171_139"   --->   Operation 397 'sub' 'sub_ln1171_636' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 398 [1/1] (0.00ns)   --->   "%trunc_ln717_197 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_636, i32 2, i32 11"   --->   Operation 398 'partselect' 'trunc_ln717_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns)   --->   "%tmp_25 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_22, i2 0"   --->   Operation 399 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%sext_ln1171_140 = sext i10 %tmp_25"   --->   Operation 400 'sext' 'sext_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (1.41ns)   --->   "%sub_ln1171_637 = sub i11 %sext_ln717_36, i11 %sext_ln1171_140"   --->   Operation 401 'sub' 'sub_ln1171_637' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%trunc_ln717_198 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_637, i32 2, i32 10"   --->   Operation 402 'partselect' 'trunc_ln717_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns)   --->   "%shl_ln1171_71 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_22, i4 0"   --->   Operation 403 'bitconcatenate' 'shl_ln1171_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 404 [1/1] (0.00ns)   --->   "%sext_ln1171_141 = sext i12 %shl_ln1171_71"   --->   Operation 404 'sext' 'sext_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 405 [1/1] (0.00ns)   --->   "%sext_ln1171_142 = sext i10 %tmp_25"   --->   Operation 405 'sext' 'sext_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (1.54ns)   --->   "%sub_ln1171_98 = sub i13 %sext_ln1171_142, i13 %sext_ln1171_141"   --->   Operation 406 'sub' 'sub_ln1171_98' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln717_199 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_98, i32 2, i32 12"   --->   Operation 407 'partselect' 'trunc_ln717_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns)   --->   "%trunc_ln717_200 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 265, i32 271"   --->   Operation 408 'partselect' 'trunc_ln717_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 409 [1/1] (0.00ns)   --->   "%trunc_ln717_201 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 266, i32 271"   --->   Operation 409 'partselect' 'trunc_ln717_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln38_23 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 272, i32 279" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 410 'partselect' 'trunc_ln38_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.00ns)   --->   "%sext_ln1171_143 = sext i8 %trunc_ln38_23"   --->   Operation 411 'sext' 'sext_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%sext_ln1171_144 = sext i8 %trunc_ln38_23"   --->   Operation 412 'sext' 'sext_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.00ns)   --->   "%sext_ln1171_145 = sext i8 %trunc_ln38_23"   --->   Operation 413 'sext' 'sext_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 414 [1/1] (5.28ns)   --->   "%mul_ln1171_62 = mul i14 %sext_ln1171_145, i14 22"   --->   Operation 414 'mul' 'mul_ln1171_62' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.00ns)   --->   "%trunc_ln717_202 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_62, i32 2, i32 13"   --->   Operation 415 'partselect' 'trunc_ln717_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 416 [1/1] (5.28ns)   --->   "%mul_ln1171_63 = mul i13 %sext_ln1171_144, i13 8179"   --->   Operation 416 'mul' 'mul_ln1171_63' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%trunc_ln717_203 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_63, i32 2, i32 12"   --->   Operation 417 'partselect' 'trunc_ln717_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (0.00ns)   --->   "%shl_ln1171_72 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_23, i4 0"   --->   Operation 418 'bitconcatenate' 'shl_ln1171_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%sext_ln1171_146 = sext i12 %shl_ln1171_72"   --->   Operation 419 'sext' 'sext_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_99 = sub i13 0, i13 %sext_ln1171_146"   --->   Operation 420 'sub' 'sub_ln1171_99' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 421 [1/1] (0.00ns)   --->   "%shl_ln1171_73 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_23, i1 0"   --->   Operation 421 'bitconcatenate' 'shl_ln1171_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns)   --->   "%sext_ln1171_147 = sext i9 %shl_ln1171_73"   --->   Operation 422 'sext' 'sext_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%sext_ln1171_148 = sext i9 %shl_ln1171_73"   --->   Operation 423 'sext' 'sext_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_100 = sub i13 %sub_ln1171_99, i13 %sext_ln1171_148"   --->   Operation 424 'sub' 'sub_ln1171_100' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 425 [1/1] (0.00ns)   --->   "%trunc_ln717_204 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_100, i32 2, i32 12"   --->   Operation 425 'partselect' 'trunc_ln717_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns)   --->   "%shl_ln1171_74 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_23, i3 0"   --->   Operation 426 'bitconcatenate' 'shl_ln1171_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 427 [1/1] (0.00ns)   --->   "%sext_ln1171_149 = sext i11 %shl_ln1171_74"   --->   Operation 427 'sext' 'sext_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 428 [1/1] (1.48ns)   --->   "%add_ln1171_9 = add i12 %sext_ln1171_149, i12 %sext_ln1171_147"   --->   Operation 428 'add' 'add_ln1171_9' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 429 [1/1] (0.00ns)   --->   "%trunc_ln717_205 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_9, i32 2, i32 11"   --->   Operation 429 'partselect' 'trunc_ln717_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 430 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_101 = sub i12 0, i12 %sext_ln1171_149"   --->   Operation 430 'sub' 'sub_ln1171_101' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 431 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_102 = sub i12 %sub_ln1171_101, i12 %sext_ln1171_143"   --->   Operation 431 'sub' 'sub_ln1171_102' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 432 [1/1] (0.00ns)   --->   "%trunc_ln717_206 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_102, i32 2, i32 11"   --->   Operation 432 'partselect' 'trunc_ln717_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%trunc_ln38_24 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 280, i32 287" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 433 'partselect' 'trunc_ln38_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.00ns)   --->   "%sext_ln1171_150 = sext i8 %trunc_ln38_24"   --->   Operation 434 'sext' 'sext_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%sext_ln1171_151 = sext i8 %trunc_ln38_24"   --->   Operation 435 'sext' 'sext_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.00ns)   --->   "%sext_ln1171_152 = sext i8 %trunc_ln38_24"   --->   Operation 436 'sext' 'sext_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 437 [1/1] (0.00ns)   --->   "%sext_ln1171_153 = sext i8 %trunc_ln38_24"   --->   Operation 437 'sext' 'sext_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 438 [1/1] (5.28ns)   --->   "%mul_ln1171_64 = mul i14 %sext_ln1171_153, i14 16359"   --->   Operation 438 'mul' 'mul_ln1171_64' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln717_207 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_64, i32 2, i32 13"   --->   Operation 439 'partselect' 'trunc_ln717_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns)   --->   "%shl_ln1171_75 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_24, i5 0"   --->   Operation 440 'bitconcatenate' 'shl_ln1171_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 441 [1/1] (0.00ns)   --->   "%sext_ln1171_154 = sext i13 %shl_ln1171_75"   --->   Operation 441 'sext' 'sext_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 442 [1/1] (0.00ns)   --->   "%shl_ln1171_76 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_24, i3 0"   --->   Operation 442 'bitconcatenate' 'shl_ln1171_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 443 [1/1] (0.00ns)   --->   "%sext_ln1171_155 = sext i11 %shl_ln1171_76"   --->   Operation 443 'sext' 'sext_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 444 [1/1] (1.53ns)   --->   "%sub_ln1171_103 = sub i14 %sext_ln1171_155, i14 %sext_ln1171_154"   --->   Operation 444 'sub' 'sub_ln1171_103' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns)   --->   "%trunc_ln717_208 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_103, i32 2, i32 13"   --->   Operation 445 'partselect' 'trunc_ln717_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 446 [1/1] (0.00ns)   --->   "%shl_ln1171_77 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_24, i4 0"   --->   Operation 446 'bitconcatenate' 'shl_ln1171_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 447 [1/1] (0.00ns)   --->   "%sext_ln1171_156 = sext i12 %shl_ln1171_77"   --->   Operation 447 'sext' 'sext_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%shl_ln1171_78 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_24, i1 0"   --->   Operation 448 'bitconcatenate' 'shl_ln1171_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (0.00ns)   --->   "%sext_ln1171_157 = sext i9 %shl_ln1171_78"   --->   Operation 449 'sext' 'sext_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 450 [1/1] (1.54ns)   --->   "%sub_ln1171_104 = sub i13 %sext_ln1171_157, i13 %sext_ln1171_156"   --->   Operation 450 'sub' 'sub_ln1171_104' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln717_209 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_104, i32 2, i32 12"   --->   Operation 451 'partselect' 'trunc_ln717_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_105 = sub i13 0, i13 %sext_ln1171_156"   --->   Operation 452 'sub' 'sub_ln1171_105' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 453 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_106 = sub i13 %sub_ln1171_105, i13 %sext_ln1171_152"   --->   Operation 453 'sub' 'sub_ln1171_106' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln717_210 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_106, i32 2, i32 12"   --->   Operation 454 'partselect' 'trunc_ln717_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (1.30ns)   --->   "%sub_ln1171_107 = sub i9 0, i9 %sext_ln1171_150"   --->   Operation 455 'sub' 'sub_ln1171_107' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln717_211 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_107, i32 2, i32 8"   --->   Operation 456 'partselect' 'trunc_ln717_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns)   --->   "%shl_ln1171_79 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_24, i2 0"   --->   Operation 457 'bitconcatenate' 'shl_ln1171_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 458 [1/1] (0.00ns)   --->   "%sext_ln1171_158 = sext i10 %shl_ln1171_79"   --->   Operation 458 'sext' 'sext_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 459 [1/1] (1.41ns)   --->   "%add_ln1171_10 = add i11 %sext_ln1171_158, i11 %sext_ln1171_151"   --->   Operation 459 'add' 'add_ln1171_10' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 460 [1/1] (0.00ns)   --->   "%trunc_ln717_212 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_10, i32 2, i32 10"   --->   Operation 460 'partselect' 'trunc_ln717_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%sext_ln38_22 = sext i9 %trunc_ln717_212" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 461 'sext' 'sext_ln38_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns)   --->   "%trunc_ln38_25 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 288, i32 295" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 462 'partselect' 'trunc_ln38_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 463 [1/1] (0.00ns)   --->   "%sext_ln1171_159 = sext i8 %trunc_ln38_25"   --->   Operation 463 'sext' 'sext_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_26 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_25, i4 0"   --->   Operation 464 'bitconcatenate' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.00ns)   --->   "%sext_ln1171_160 = sext i12 %tmp_26"   --->   Operation 465 'sext' 'sext_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 466 [1/1] (1.54ns)   --->   "%sub_ln1171_638 = sub i13 %sext_ln1171_159, i13 %sext_ln1171_160"   --->   Operation 466 'sub' 'sub_ln1171_638' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 467 [1/1] (0.00ns)   --->   "%trunc_ln717_213 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_638, i32 2, i32 12"   --->   Operation 467 'partselect' 'trunc_ln717_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 468 [1/1] (0.00ns)   --->   "%shl_ln1171_80 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_25, i3 0"   --->   Operation 468 'bitconcatenate' 'shl_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 469 [1/1] (0.00ns)   --->   "%sext_ln1171_161 = sext i11 %shl_ln1171_80"   --->   Operation 469 'sext' 'sext_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 470 [1/1] (0.00ns)   --->   "%shl_ln1171_81 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_25, i1 0"   --->   Operation 470 'bitconcatenate' 'shl_ln1171_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns)   --->   "%sext_ln1171_162 = sext i9 %shl_ln1171_81"   --->   Operation 471 'sext' 'sext_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 472 [1/1] (0.00ns)   --->   "%sext_ln1171_163 = sext i9 %shl_ln1171_81"   --->   Operation 472 'sext' 'sext_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 473 [1/1] (1.48ns)   --->   "%add_ln1171_11 = add i12 %sext_ln1171_161, i12 %sext_ln1171_163"   --->   Operation 473 'add' 'add_ln1171_11' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns)   --->   "%trunc_ln717_214 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_11, i32 2, i32 11"   --->   Operation 474 'partselect' 'trunc_ln717_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 475 [1/1] (0.00ns)   --->   "%shl_ln1171_82 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_25, i2 0"   --->   Operation 475 'bitconcatenate' 'shl_ln1171_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 476 [1/1] (0.00ns)   --->   "%sext_ln1171_165 = sext i10 %shl_ln1171_82"   --->   Operation 476 'sext' 'sext_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 477 [1/1] (1.54ns)   --->   "%sub_ln1171_108 = sub i13 %sext_ln1171_160, i13 %sext_ln1171_165"   --->   Operation 477 'sub' 'sub_ln1171_108' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.00ns)   --->   "%trunc_ln717_215 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_108, i32 2, i32 12"   --->   Operation 478 'partselect' 'trunc_ln717_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 479 [1/1] (1.54ns)   --->   "%add_ln1171_12 = add i13 %sext_ln1171_160, i13 %sext_ln1171_162"   --->   Operation 479 'add' 'add_ln1171_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 480 [1/1] (0.00ns)   --->   "%trunc_ln717_216 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_12, i32 2, i32 12"   --->   Operation 480 'partselect' 'trunc_ln717_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 481 [1/1] (1.48ns)   --->   "%sub_ln1171_109 = sub i12 0, i12 %sext_ln1171_161"   --->   Operation 481 'sub' 'sub_ln1171_109' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 482 [1/1] (0.00ns)   --->   "%trunc_ln717_217 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_109, i32 2, i32 11"   --->   Operation 482 'partselect' 'trunc_ln717_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln717_218 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 289, i32 295"   --->   Operation 483 'partselect' 'trunc_ln717_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns)   --->   "%trunc_ln38_26 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 296, i32 303" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 484 'partselect' 'trunc_ln38_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%sext_ln1171_166 = sext i8 %trunc_ln38_26"   --->   Operation 485 'sext' 'sext_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.00ns)   --->   "%sext_ln1171_167 = sext i8 %trunc_ln38_26"   --->   Operation 486 'sext' 'sext_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 487 [1/1] (5.28ns)   --->   "%mul_ln1171_65 = mul i15 %sext_ln1171_167, i15 41"   --->   Operation 487 'mul' 'mul_ln1171_65' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 488 [1/1] (0.00ns)   --->   "%trunc_ln717_219 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_65, i32 2, i32 14"   --->   Operation 488 'partselect' 'trunc_ln717_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 489 [1/1] (0.00ns)   --->   "%shl_ln1171_83 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_26, i3 0"   --->   Operation 489 'bitconcatenate' 'shl_ln1171_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 490 [1/1] (0.00ns)   --->   "%sext_ln1171_168 = sext i11 %shl_ln1171_83"   --->   Operation 490 'sext' 'sext_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (1.48ns)   --->   "%add_ln1171_13 = add i12 %sext_ln1171_168, i12 %sext_ln1171_166"   --->   Operation 491 'add' 'add_ln1171_13' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%trunc_ln717_220 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_13, i32 2, i32 11"   --->   Operation 492 'partselect' 'trunc_ln717_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns)   --->   "%shl_ln1171_84 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_26, i4 0"   --->   Operation 493 'bitconcatenate' 'shl_ln1171_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 494 [1/1] (0.00ns)   --->   "%sext_ln1171_170 = sext i12 %shl_ln1171_84"   --->   Operation 494 'sext' 'sext_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 495 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_110 = sub i13 0, i13 %sext_ln1171_170"   --->   Operation 495 'sub' 'sub_ln1171_110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 496 [1/1] (0.00ns)   --->   "%shl_ln1171_85 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_26, i1 0"   --->   Operation 496 'bitconcatenate' 'shl_ln1171_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%sext_ln1171_171 = sext i9 %shl_ln1171_85"   --->   Operation 497 'sext' 'sext_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.00ns)   --->   "%sext_ln1171_172 = sext i9 %shl_ln1171_85"   --->   Operation 498 'sext' 'sext_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 499 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_111 = sub i13 %sub_ln1171_110, i13 %sext_ln1171_172"   --->   Operation 499 'sub' 'sub_ln1171_111' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 500 [1/1] (0.00ns)   --->   "%trunc_ln717_221 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_111, i32 2, i32 12"   --->   Operation 500 'partselect' 'trunc_ln717_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 501 [1/1] (1.36ns)   --->   "%sub_ln1171_112 = sub i10 0, i10 %sext_ln1171_171"   --->   Operation 501 'sub' 'sub_ln1171_112' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln717_222 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_112, i32 2, i32 9"   --->   Operation 502 'partselect' 'trunc_ln717_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 503 [1/1] (0.00ns)   --->   "%sext_ln38_23 = sext i8 %trunc_ln717_222" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 503 'sext' 'sext_ln38_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 504 [1/1] (0.00ns)   --->   "%trunc_ln38_27 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 304, i32 311" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 504 'partselect' 'trunc_ln38_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 505 [1/1] (0.00ns)   --->   "%sext_ln1171_173 = sext i8 %trunc_ln38_27"   --->   Operation 505 'sext' 'sext_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 506 [1/1] (0.00ns)   --->   "%sext_ln1171_174 = sext i8 %trunc_ln38_27"   --->   Operation 506 'sext' 'sext_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 507 [1/1] (0.00ns)   --->   "%shl_ln1171_86 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_27, i3 0"   --->   Operation 507 'bitconcatenate' 'shl_ln1171_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 508 [1/1] (0.00ns)   --->   "%sext_ln1171_175 = sext i11 %shl_ln1171_86"   --->   Operation 508 'sext' 'sext_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 509 [1/1] (0.00ns)   --->   "%shl_ln1171_87 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_27, i1 0"   --->   Operation 509 'bitconcatenate' 'shl_ln1171_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln1171_176 = sext i9 %shl_ln1171_87"   --->   Operation 510 'sext' 'sext_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (0.00ns)   --->   "%sext_ln1171_177 = sext i9 %shl_ln1171_87"   --->   Operation 511 'sext' 'sext_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 512 [1/1] (1.48ns)   --->   "%sub_ln1171_113 = sub i12 %sext_ln1171_175, i12 %sext_ln1171_177"   --->   Operation 512 'sub' 'sub_ln1171_113' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 513 [1/1] (0.00ns)   --->   "%trunc_ln717_223 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_113, i32 2, i32 11"   --->   Operation 513 'partselect' 'trunc_ln717_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns)   --->   "%shl_ln1171_88 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_27, i4 0"   --->   Operation 514 'bitconcatenate' 'shl_ln1171_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns)   --->   "%sext_ln1171_178 = sext i12 %shl_ln1171_88"   --->   Operation 515 'sext' 'sext_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%shl_ln1171_89 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_27, i2 0"   --->   Operation 516 'bitconcatenate' 'shl_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.00ns)   --->   "%sext_ln1171_179 = sext i10 %shl_ln1171_89"   --->   Operation 517 'sext' 'sext_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln1171_180 = sext i10 %shl_ln1171_89"   --->   Operation 518 'sext' 'sext_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (1.54ns)   --->   "%sub_ln1171_114 = sub i13 %sext_ln1171_178, i13 %sext_ln1171_180"   --->   Operation 519 'sub' 'sub_ln1171_114' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns)   --->   "%trunc_ln717_224 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_114, i32 2, i32 12"   --->   Operation 520 'partselect' 'trunc_ln717_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 521 [1/1] (5.28ns)   --->   "%mul_ln1171_66 = mul i14 %sext_ln1171_173, i14 19"   --->   Operation 521 'mul' 'mul_ln1171_66' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 522 [1/1] (0.00ns)   --->   "%trunc_ln717_225 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_66, i32 2, i32 13"   --->   Operation 522 'partselect' 'trunc_ln717_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 523 [1/1] (1.41ns)   --->   "%sub_ln1171_115 = sub i11 %sext_ln1171_179, i11 %sext_ln1171_174"   --->   Operation 523 'sub' 'sub_ln1171_115' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 524 [1/1] (0.00ns)   --->   "%trunc_ln717_226 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_115, i32 2, i32 10"   --->   Operation 524 'partselect' 'trunc_ln717_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 525 [1/1] (1.36ns)   --->   "%sub_ln1171_116 = sub i10 0, i10 %sext_ln1171_176"   --->   Operation 525 'sub' 'sub_ln1171_116' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%trunc_ln717_227 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_116, i32 2, i32 9"   --->   Operation 526 'partselect' 'trunc_ln717_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.00ns)   --->   "%trunc_ln38_28 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 312, i32 319" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 527 'partselect' 'trunc_ln38_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%sext_ln1171_181 = sext i8 %trunc_ln38_28"   --->   Operation 528 'sext' 'sext_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.00ns)   --->   "%sext_ln1171_184 = sext i8 %trunc_ln38_28"   --->   Operation 529 'sext' 'sext_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 530 [1/1] (5.28ns)   --->   "%mul_ln1171_67 = mul i14 %sext_ln1171_184, i14 16357"   --->   Operation 530 'mul' 'mul_ln1171_67' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns)   --->   "%trunc_ln717_228 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_67, i32 2, i32 13"   --->   Operation 531 'partselect' 'trunc_ln717_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 532 [1/1] (0.00ns)   --->   "%shl_ln1171_91 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_28, i4 0"   --->   Operation 532 'bitconcatenate' 'shl_ln1171_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns)   --->   "%sext_ln1171_186 = sext i12 %shl_ln1171_91"   --->   Operation 533 'sext' 'sext_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 534 [1/1] (1.54ns)   --->   "%sub_ln1171_118 = sub i13 0, i13 %sext_ln1171_186"   --->   Operation 534 'sub' 'sub_ln1171_118' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (1.30ns)   --->   "%sub_ln1171_121 = sub i9 0, i9 %sext_ln1171_181"   --->   Operation 535 'sub' 'sub_ln1171_121' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns)   --->   "%trunc_ln717_232 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_121, i32 2, i32 8"   --->   Operation 536 'partselect' 'trunc_ln717_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 537 [1/1] (0.00ns)   --->   "%trunc_ln38_29 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 320, i32 327" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 537 'partselect' 'trunc_ln38_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 538 [1/1] (0.00ns)   --->   "%sext_ln717_43 = sext i8 %trunc_ln38_29"   --->   Operation 538 'sext' 'sext_ln717_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 539 [1/1] (0.00ns)   --->   "%trunc_ln717_233 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 322, i32 327"   --->   Operation 539 'partselect' 'trunc_ln717_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 540 [1/1] (0.00ns)   --->   "%trunc_ln717_234 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 321, i32 327"   --->   Operation 540 'partselect' 'trunc_ln717_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 541 [1/1] (1.30ns)   --->   "%sub_ln1171_122 = sub i9 0, i9 %sext_ln717_43"   --->   Operation 541 'sub' 'sub_ln1171_122' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 542 [1/1] (0.00ns)   --->   "%trunc_ln717_235 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_122, i32 2, i32 8"   --->   Operation 542 'partselect' 'trunc_ln717_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 543 [1/1] (0.00ns)   --->   "%trunc_ln38_30 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 328, i32 335" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 543 'partselect' 'trunc_ln38_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 544 [1/1] (0.00ns)   --->   "%shl_ln1171_93 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_30, i1 0"   --->   Operation 544 'bitconcatenate' 'shl_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 545 [1/1] (0.00ns)   --->   "%sext_ln1171_190 = sext i9 %shl_ln1171_93"   --->   Operation 545 'sext' 'sext_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 546 [1/1] (1.36ns)   --->   "%sub_ln1171_124 = sub i10 0, i10 %sext_ln1171_190"   --->   Operation 546 'sub' 'sub_ln1171_124' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 547 [1/1] (0.00ns)   --->   "%trunc_ln717_237 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_124, i32 2, i32 9"   --->   Operation 547 'partselect' 'trunc_ln717_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln717_239 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 329, i32 335"   --->   Operation 548 'partselect' 'trunc_ln717_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln717_240 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 337, i32 343"   --->   Operation 549 'partselect' 'trunc_ln717_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 550 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 336, i32 343"   --->   Operation 550 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 551 [1/1] (0.00ns)   --->   "%shl_ln1171_95 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_27, i1 0"   --->   Operation 551 'bitconcatenate' 'shl_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln1171_192 = sext i9 %shl_ln1171_95"   --->   Operation 552 'sext' 'sext_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 553 [1/1] (1.36ns)   --->   "%sub_ln1171_125 = sub i10 0, i10 %sext_ln1171_192"   --->   Operation 553 'sub' 'sub_ln1171_125' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 554 [1/1] (0.00ns)   --->   "%trunc_ln717_241 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_125, i32 2, i32 9"   --->   Operation 554 'partselect' 'trunc_ln717_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 555 [1/1] (0.00ns)   --->   "%trunc_ln38_31 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 344, i32 351" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 555 'partselect' 'trunc_ln38_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln717_45 = sext i8 %trunc_ln38_31"   --->   Operation 556 'sext' 'sext_ln717_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 557 [1/1] (0.00ns)   --->   "%trunc_ln717_242 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 345, i32 351"   --->   Operation 557 'partselect' 'trunc_ln717_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 558 [1/1] (0.00ns)   --->   "%shl_ln1171_96 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_31, i2 0"   --->   Operation 558 'bitconcatenate' 'shl_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln1171_193 = sext i10 %shl_ln1171_96"   --->   Operation 559 'sext' 'sext_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 560 [1/1] (1.41ns)   --->   "%add_ln1171_15 = add i11 %sext_ln1171_193, i11 %sext_ln717_45"   --->   Operation 560 'add' 'add_ln1171_15' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 561 [1/1] (0.00ns)   --->   "%trunc_ln717_243 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_15, i32 2, i32 10"   --->   Operation 561 'partselect' 'trunc_ln717_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 562 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_126 = sub i11 0, i11 %sext_ln1171_193"   --->   Operation 562 'sub' 'sub_ln1171_126' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 563 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_127 = sub i11 %sub_ln1171_126, i11 %sext_ln717_45"   --->   Operation 563 'sub' 'sub_ln1171_127' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 564 [1/1] (0.00ns)   --->   "%trunc_ln717_244 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_127, i32 2, i32 10"   --->   Operation 564 'partselect' 'trunc_ln717_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 565 [1/1] (0.00ns)   --->   "%trunc_ln38_32 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 352, i32 359" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 565 'partselect' 'trunc_ln38_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln717_46 = sext i8 %trunc_ln38_32"   --->   Operation 566 'sext' 'sext_ln717_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 567 [1/1] (0.00ns)   --->   "%sext_ln717_47 = sext i8 %trunc_ln38_32"   --->   Operation 567 'sext' 'sext_ln717_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 568 [1/1] (0.00ns)   --->   "%trunc_ln717_245 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 354, i32 359"   --->   Operation 568 'partselect' 'trunc_ln717_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 569 [1/1] (1.30ns)   --->   "%sub_ln1171_128 = sub i9 0, i9 %sext_ln717_47"   --->   Operation 569 'sub' 'sub_ln1171_128' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 570 [1/1] (0.00ns)   --->   "%trunc_ln717_246 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_128, i32 2, i32 8"   --->   Operation 570 'partselect' 'trunc_ln717_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 571 [1/1] (0.00ns)   --->   "%shl_ln1171_97 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_32, i2 0"   --->   Operation 571 'bitconcatenate' 'shl_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 572 [1/1] (0.00ns)   --->   "%sext_ln1171_194 = sext i10 %shl_ln1171_97"   --->   Operation 572 'sext' 'sext_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 573 [1/1] (1.41ns)   --->   "%sub_ln1171_129 = sub i11 %sext_ln1171_194, i11 %sext_ln717_46"   --->   Operation 573 'sub' 'sub_ln1171_129' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 574 [1/1] (0.00ns)   --->   "%trunc_ln717_247 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_129, i32 2, i32 10"   --->   Operation 574 'partselect' 'trunc_ln717_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 575 [1/1] (0.00ns)   --->   "%trunc_ln38_33 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 360, i32 367" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 575 'partselect' 'trunc_ln38_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 576 [1/1] (0.00ns)   --->   "%sext_ln1171_195 = sext i8 %trunc_ln38_33"   --->   Operation 576 'sext' 'sext_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 577 [1/1] (1.30ns)   --->   "%sub_ln1171_130 = sub i9 0, i9 %sext_ln1171_195"   --->   Operation 577 'sub' 'sub_ln1171_130' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 578 [1/1] (0.00ns)   --->   "%trunc_ln717_248 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_130, i32 2, i32 8"   --->   Operation 578 'partselect' 'trunc_ln717_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln38_34 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 368, i32 375" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 579 'partselect' 'trunc_ln38_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 580 [1/1] (0.00ns)   --->   "%sext_ln1171_196 = sext i8 %trunc_ln38_34"   --->   Operation 580 'sext' 'sext_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 581 [1/1] (0.00ns)   --->   "%sext_ln1171_197 = sext i8 %trunc_ln38_34"   --->   Operation 581 'sext' 'sext_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 582 [1/1] (0.00ns)   --->   "%sext_ln1171_198 = sext i8 %trunc_ln38_34"   --->   Operation 582 'sext' 'sext_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 583 [1/1] (0.00ns)   --->   "%shl_ln1171_98 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_34, i3 0"   --->   Operation 583 'bitconcatenate' 'shl_ln1171_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 584 [1/1] (0.00ns)   --->   "%sext_ln1171_199 = sext i11 %shl_ln1171_98"   --->   Operation 584 'sext' 'sext_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 585 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_131 = sub i12 0, i12 %sext_ln1171_199"   --->   Operation 585 'sub' 'sub_ln1171_131' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 586 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_132 = sub i12 %sub_ln1171_131, i12 %sext_ln1171_197"   --->   Operation 586 'sub' 'sub_ln1171_132' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 587 [1/1] (0.00ns)   --->   "%trunc_ln717_249 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_132, i32 2, i32 11"   --->   Operation 587 'partselect' 'trunc_ln717_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 588 [1/1] (0.00ns)   --->   "%shl_ln1171_99 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_34, i4 0"   --->   Operation 588 'bitconcatenate' 'shl_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 589 [1/1] (0.00ns)   --->   "%sext_ln1171_200 = sext i12 %shl_ln1171_99"   --->   Operation 589 'sext' 'sext_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 590 [1/1] (1.54ns)   --->   "%sub_ln1171_133 = sub i13 0, i13 %sext_ln1171_200"   --->   Operation 590 'sub' 'sub_ln1171_133' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 591 [1/1] (0.00ns)   --->   "%trunc_ln717_250 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_133, i32 2, i32 12"   --->   Operation 591 'partselect' 'trunc_ln717_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 592 [1/1] (0.00ns)   --->   "%trunc_ln717_251 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 370, i32 375"   --->   Operation 592 'partselect' 'trunc_ln717_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 593 [1/1] (0.00ns)   --->   "%shl_ln1171_100 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_34, i2 0"   --->   Operation 593 'bitconcatenate' 'shl_ln1171_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 594 [1/1] (0.00ns)   --->   "%sext_ln1171_201 = sext i10 %shl_ln1171_100"   --->   Operation 594 'sext' 'sext_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 595 [1/1] (1.41ns)   --->   "%sub_ln1171_134 = sub i11 %sext_ln1171_201, i11 %sext_ln1171_198"   --->   Operation 595 'sub' 'sub_ln1171_134' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 596 [1/1] (0.00ns)   --->   "%trunc_ln717_252 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_134, i32 2, i32 10"   --->   Operation 596 'partselect' 'trunc_ln717_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 597 [1/1] (0.00ns)   --->   "%sext_ln1171_1060 = sext i9 %trunc_ln717_252"   --->   Operation 597 'sext' 'sext_ln1171_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 598 [1/1] (1.30ns)   --->   "%sub_ln1171_135 = sub i9 0, i9 %sext_ln1171_196"   --->   Operation 598 'sub' 'sub_ln1171_135' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 599 [1/1] (0.00ns)   --->   "%trunc_ln717_253 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_135, i32 2, i32 8"   --->   Operation 599 'partselect' 'trunc_ln717_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 600 [1/1] (0.00ns)   --->   "%sext_ln38_31 = sext i7 %trunc_ln717_253" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 600 'sext' 'sext_ln38_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 601 [1/1] (0.00ns)   --->   "%trunc_ln38_35 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 376, i32 383" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 601 'partselect' 'trunc_ln38_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln1171_202 = sext i8 %trunc_ln38_35"   --->   Operation 602 'sext' 'sext_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln1171_203 = sext i8 %trunc_ln38_35"   --->   Operation 603 'sext' 'sext_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 604 [1/1] (0.00ns)   --->   "%sext_ln1171_204 = sext i8 %trunc_ln38_35"   --->   Operation 604 'sext' 'sext_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 605 [1/1] (0.00ns)   --->   "%shl_ln1171_101 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_35, i4 0"   --->   Operation 605 'bitconcatenate' 'shl_ln1171_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 606 [1/1] (0.00ns)   --->   "%sext_ln1171_205 = sext i12 %shl_ln1171_101"   --->   Operation 606 'sext' 'sext_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 607 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_136 = sub i13 0, i13 %sext_ln1171_205"   --->   Operation 607 'sub' 'sub_ln1171_136' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 608 [1/1] (0.00ns)   --->   "%shl_ln1171_102 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_35, i1 0"   --->   Operation 608 'bitconcatenate' 'shl_ln1171_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 609 [1/1] (0.00ns)   --->   "%sext_ln1171_206 = sext i9 %shl_ln1171_102"   --->   Operation 609 'sext' 'sext_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 610 [1/1] (0.00ns)   --->   "%sext_ln1171_207 = sext i9 %shl_ln1171_102"   --->   Operation 610 'sext' 'sext_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 611 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_137 = sub i13 %sub_ln1171_136, i13 %sext_ln1171_207"   --->   Operation 611 'sub' 'sub_ln1171_137' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 612 [1/1] (0.00ns)   --->   "%trunc_ln717_254 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_137, i32 2, i32 12"   --->   Operation 612 'partselect' 'trunc_ln717_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 613 [1/1] (5.28ns)   --->   "%mul_ln1171_68 = mul i14 %sext_ln1171_203, i14 16362"   --->   Operation 613 'mul' 'mul_ln1171_68' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 614 [1/1] (0.00ns)   --->   "%trunc_ln717_255 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_68, i32 2, i32 13"   --->   Operation 614 'partselect' 'trunc_ln717_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 615 [1/1] (0.00ns)   --->   "%shl_ln1171_103 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_35, i2 0"   --->   Operation 615 'bitconcatenate' 'shl_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln1171_208 = sext i10 %shl_ln1171_103"   --->   Operation 616 'sext' 'sext_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 617 [1/1] (1.54ns)   --->   "%sub_ln1171_138 = sub i13 %sext_ln1171_208, i13 %sext_ln1171_205"   --->   Operation 617 'sub' 'sub_ln1171_138' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 618 [1/1] (0.00ns)   --->   "%trunc_ln717_256 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_138, i32 2, i32 12"   --->   Operation 618 'partselect' 'trunc_ln717_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 619 [1/1] (1.30ns)   --->   "%sub_ln1171_139 = sub i9 0, i9 %sext_ln1171_204"   --->   Operation 619 'sub' 'sub_ln1171_139' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln717_257 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_139, i32 2, i32 8"   --->   Operation 620 'partselect' 'trunc_ln717_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 621 [1/1] (0.00ns)   --->   "%sext_ln1171_1064 = sext i7 %trunc_ln717_257"   --->   Operation 621 'sext' 'sext_ln1171_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 622 [1/1] (5.28ns)   --->   "%mul_ln1171_69 = mul i13 %sext_ln1171_202, i13 8181"   --->   Operation 622 'mul' 'mul_ln1171_69' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln717_258 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_69, i32 2, i32 12"   --->   Operation 623 'partselect' 'trunc_ln717_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 624 [1/1] (1.36ns)   --->   "%sub_ln1171_140 = sub i10 0, i10 %sext_ln1171_206"   --->   Operation 624 'sub' 'sub_ln1171_140' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 625 [1/1] (0.00ns)   --->   "%trunc_ln717_259 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_140, i32 2, i32 9"   --->   Operation 625 'partselect' 'trunc_ln717_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 626 [1/1] (0.00ns)   --->   "%sext_ln38_32 = sext i8 %trunc_ln717_259" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 626 'sext' 'sext_ln38_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 627 [1/1] (0.00ns)   --->   "%trunc_ln38_36 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 384, i32 391" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 627 'partselect' 'trunc_ln38_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 628 [1/1] (0.00ns)   --->   "%sext_ln1171_209 = sext i8 %trunc_ln38_36"   --->   Operation 628 'sext' 'sext_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 629 [1/1] (0.00ns)   --->   "%sext_ln1171_210 = sext i8 %trunc_ln38_36"   --->   Operation 629 'sext' 'sext_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 630 [1/1] (1.30ns)   --->   "%sub_ln1171_141 = sub i9 0, i9 %sext_ln1171_210"   --->   Operation 630 'sub' 'sub_ln1171_141' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 631 [1/1] (0.00ns)   --->   "%trunc_ln717_260 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_141, i32 2, i32 8"   --->   Operation 631 'partselect' 'trunc_ln717_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 632 [1/1] (5.28ns)   --->   "%mul_ln1171_70 = mul i14 %sext_ln1171_209, i14 23"   --->   Operation 632 'mul' 'mul_ln1171_70' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 633 [1/1] (0.00ns)   --->   "%trunc_ln717_261 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_70, i32 2, i32 13"   --->   Operation 633 'partselect' 'trunc_ln717_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 634 [1/1] (0.00ns)   --->   "%trunc_ln717_263 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 386, i32 391"   --->   Operation 634 'partselect' 'trunc_ln717_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 635 [1/1] (0.00ns)   --->   "%trunc_ln717_264 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 385, i32 391"   --->   Operation 635 'partselect' 'trunc_ln717_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 636 [1/1] (0.00ns)   --->   "%trunc_ln38_37 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 392, i32 399" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 636 'partselect' 'trunc_ln38_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 637 [1/1] (0.00ns)   --->   "%sext_ln1171_213 = sext i8 %trunc_ln38_37"   --->   Operation 637 'sext' 'sext_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 638 [1/1] (0.00ns)   --->   "%sext_ln1171_214 = sext i8 %trunc_ln38_37"   --->   Operation 638 'sext' 'sext_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 639 [1/1] (0.00ns)   --->   "%sext_ln1171_215 = sext i8 %trunc_ln38_37"   --->   Operation 639 'sext' 'sext_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 640 [1/1] (0.00ns)   --->   "%shl_ln1171_106 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_37, i3 0"   --->   Operation 640 'bitconcatenate' 'shl_ln1171_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 641 [1/1] (0.00ns)   --->   "%sext_ln1171_216 = sext i11 %shl_ln1171_106"   --->   Operation 641 'sext' 'sext_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 642 [1/1] (1.48ns)   --->   "%add_ln1171_16 = add i12 %sext_ln1171_216, i12 %sext_ln1171_215"   --->   Operation 642 'add' 'add_ln1171_16' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 643 [1/1] (0.00ns)   --->   "%trunc_ln717_265 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_16, i32 2, i32 11"   --->   Operation 643 'partselect' 'trunc_ln717_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 644 [1/1] (5.28ns)   --->   "%mul_ln1171_71 = mul i14 %sext_ln1171_214, i14 25"   --->   Operation 644 'mul' 'mul_ln1171_71' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln717_266 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_71, i32 2, i32 13"   --->   Operation 645 'partselect' 'trunc_ln717_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 646 [1/1] (1.48ns)   --->   "%sub_ln1171_143 = sub i12 %sext_ln1171_216, i12 %sext_ln1171_215"   --->   Operation 646 'sub' 'sub_ln1171_143' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 647 [1/1] (0.00ns)   --->   "%trunc_ln717_267 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_143, i32 2, i32 11"   --->   Operation 647 'partselect' 'trunc_ln717_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 648 [1/1] (5.28ns)   --->   "%mul_ln1171_72 = mul i13 %sext_ln1171_213, i13 8179"   --->   Operation 648 'mul' 'mul_ln1171_72' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 649 [1/1] (0.00ns)   --->   "%trunc_ln717_268 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_72, i32 2, i32 12"   --->   Operation 649 'partselect' 'trunc_ln717_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 650 [1/1] (0.00ns)   --->   "%trunc_ln717_269 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 401, i32 407"   --->   Operation 650 'partselect' 'trunc_ln717_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 651 [1/1] (0.00ns)   --->   "%trunc_ln717_270 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 402, i32 407"   --->   Operation 651 'partselect' 'trunc_ln717_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 652 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 400, i32 407"   --->   Operation 652 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 653 [1/1] (0.00ns)   --->   "%shl_ln1171_107 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_28, i1 0"   --->   Operation 653 'bitconcatenate' 'shl_ln1171_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln1171_217 = sext i9 %shl_ln1171_107"   --->   Operation 654 'sext' 'sext_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 655 [1/1] (1.36ns)   --->   "%sub_ln1171_144 = sub i10 0, i10 %sext_ln1171_217"   --->   Operation 655 'sub' 'sub_ln1171_144' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln717_271 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_144, i32 2, i32 9"   --->   Operation 656 'partselect' 'trunc_ln717_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 657 [1/1] (0.00ns)   --->   "%mult_V_408 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 408, i32 415" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 657 'partselect' 'mult_V_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln42_2 = sext i8 %mult_V_408" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'sext' 'sext_ln42_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 659 [1/1] (0.00ns)   --->   "%shl_ln1171_108 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_408, i4 0"   --->   Operation 659 'bitconcatenate' 'shl_ln1171_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 660 [1/1] (0.00ns)   --->   "%sext_ln1171_218 = sext i12 %shl_ln1171_108"   --->   Operation 660 'sext' 'sext_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 661 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_145 = sub i13 0, i13 %sext_ln1171_218"   --->   Operation 661 'sub' 'sub_ln1171_145' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 662 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_146 = sub i13 %sub_ln1171_145, i13 %sext_ln42_2"   --->   Operation 662 'sub' 'sub_ln1171_146' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 663 [1/1] (0.00ns)   --->   "%trunc_ln717_272 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_146, i32 2, i32 12"   --->   Operation 663 'partselect' 'trunc_ln717_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 664 [1/1] (1.54ns)   --->   "%sub_ln1171_147 = sub i13 %sext_ln1171_218, i13 %sext_ln42_2"   --->   Operation 664 'sub' 'sub_ln1171_147' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 665 [1/1] (0.00ns)   --->   "%trunc_ln717_273 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_147, i32 2, i32 12"   --->   Operation 665 'partselect' 'trunc_ln717_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln717_275 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 410, i32 415"   --->   Operation 666 'partselect' 'trunc_ln717_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 667 [1/1] (0.00ns)   --->   "%trunc_ln717_276 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 418, i32 423"   --->   Operation 667 'partselect' 'trunc_ln717_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 668 [1/1] (0.00ns)   --->   "%trunc_ln38_38 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 432, i32 439" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 668 'partselect' 'trunc_ln38_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln717_52 = sext i8 %trunc_ln38_38"   --->   Operation 669 'sext' 'sext_ln717_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 670 [1/1] (0.00ns)   --->   "%trunc_ln717_277 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 433, i32 439"   --->   Operation 670 'partselect' 'trunc_ln717_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 671 [1/1] (1.30ns)   --->   "%sub_ln1171_149 = sub i9 0, i9 %sext_ln717_52"   --->   Operation 671 'sub' 'sub_ln1171_149' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 672 [1/1] (0.00ns)   --->   "%trunc_ln717_278 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_149, i32 2, i32 8"   --->   Operation 672 'partselect' 'trunc_ln717_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 673 [1/1] (0.00ns)   --->   "%trunc_ln717_279 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 434, i32 439"   --->   Operation 673 'partselect' 'trunc_ln717_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 674 [1/1] (0.00ns)   --->   "%trunc_ln38_39 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 440, i32 447" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 674 'partselect' 'trunc_ln38_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 675 [1/1] (0.00ns)   --->   "%sext_ln717_55 = sext i8 %trunc_ln38_39"   --->   Operation 675 'sext' 'sext_ln717_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 676 [1/1] (0.00ns)   --->   "%trunc_ln717_280 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 442, i32 447"   --->   Operation 676 'partselect' 'trunc_ln717_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 677 [1/1] (1.30ns)   --->   "%sub_ln1171_150 = sub i9 0, i9 %sext_ln717_55"   --->   Operation 677 'sub' 'sub_ln1171_150' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 678 [1/1] (0.00ns)   --->   "%trunc_ln717_281 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_150, i32 2, i32 8"   --->   Operation 678 'partselect' 'trunc_ln717_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 679 [1/1] (0.00ns)   --->   "%shl_ln1171_110 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_39, i1 0"   --->   Operation 679 'bitconcatenate' 'shl_ln1171_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 680 [1/1] (0.00ns)   --->   "%sext_ln1171_220 = sext i9 %shl_ln1171_110"   --->   Operation 680 'sext' 'sext_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 681 [1/1] (1.36ns)   --->   "%sub_ln1171_151 = sub i10 0, i10 %sext_ln1171_220"   --->   Operation 681 'sub' 'sub_ln1171_151' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln717_282 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_151, i32 2, i32 9"   --->   Operation 682 'partselect' 'trunc_ln717_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 683 [1/1] (0.00ns)   --->   "%trunc_ln717_283 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 441, i32 447"   --->   Operation 683 'partselect' 'trunc_ln717_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 684 [1/1] (0.00ns)   --->   "%trunc_ln38_40 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 448, i32 455" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 684 'partselect' 'trunc_ln38_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln1171_221 = sext i8 %trunc_ln38_40"   --->   Operation 685 'sext' 'sext_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 686 [1/1] (1.30ns)   --->   "%sub_ln1171_152 = sub i9 0, i9 %sext_ln1171_221"   --->   Operation 686 'sub' 'sub_ln1171_152' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 687 [1/1] (0.00ns)   --->   "%trunc_ln717_284 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_152, i32 2, i32 8"   --->   Operation 687 'partselect' 'trunc_ln717_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 688 [1/1] (0.00ns)   --->   "%trunc_ln38_41 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 456, i32 463" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 688 'partselect' 'trunc_ln38_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 689 [1/1] (0.00ns)   --->   "%sext_ln717_57 = sext i8 %trunc_ln38_41"   --->   Operation 689 'sext' 'sext_ln717_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 690 [1/1] (0.00ns)   --->   "%trunc_ln717_285 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 458, i32 463"   --->   Operation 690 'partselect' 'trunc_ln717_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 691 [1/1] (0.00ns)   --->   "%shl_ln1171_111 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_41, i1 0"   --->   Operation 691 'bitconcatenate' 'shl_ln1171_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 692 [1/1] (0.00ns)   --->   "%sext_ln1171_222 = sext i9 %shl_ln1171_111"   --->   Operation 692 'sext' 'sext_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 693 [1/1] (1.36ns)   --->   "%sub_ln1171_153 = sub i10 0, i10 %sext_ln1171_222"   --->   Operation 693 'sub' 'sub_ln1171_153' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln717_286 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_153, i32 2, i32 9"   --->   Operation 694 'partselect' 'trunc_ln717_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 695 [1/1] (0.00ns)   --->   "%tmp_29 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_41, i2 0"   --->   Operation 695 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 696 [1/1] (0.00ns)   --->   "%sext_ln1171_223 = sext i10 %tmp_29"   --->   Operation 696 'sext' 'sext_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 697 [1/1] (1.41ns)   --->   "%sub_ln1171_639 = sub i11 %sext_ln717_57, i11 %sext_ln1171_223"   --->   Operation 697 'sub' 'sub_ln1171_639' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 698 [1/1] (0.00ns)   --->   "%trunc_ln717_287 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_639, i32 2, i32 10"   --->   Operation 698 'partselect' 'trunc_ln717_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 699 [1/1] (1.41ns)   --->   "%sub_ln1171_154 = sub i11 %sext_ln1171_223, i11 %sext_ln717_57"   --->   Operation 699 'sub' 'sub_ln1171_154' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 700 [1/1] (0.00ns)   --->   "%trunc_ln717_288 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_154, i32 2, i32 10"   --->   Operation 700 'partselect' 'trunc_ln717_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 701 [1/1] (0.00ns)   --->   "%trunc_ln38_42 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 464, i32 471" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 701 'partselect' 'trunc_ln38_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln1171_226 = sext i8 %trunc_ln38_42"   --->   Operation 702 'sext' 'sext_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 703 [1/1] (0.00ns)   --->   "%sext_ln1171_227 = sext i8 %trunc_ln38_42"   --->   Operation 703 'sext' 'sext_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 704 [1/1] (0.00ns)   --->   "%tmp_30 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_42, i4 0"   --->   Operation 704 'bitconcatenate' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 705 [1/1] (0.00ns)   --->   "%sext_ln1171_228 = sext i12 %tmp_30"   --->   Operation 705 'sext' 'sext_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 706 [1/1] (1.54ns)   --->   "%sub_ln1171_640 = sub i13 %sext_ln1171_227, i13 %sext_ln1171_228"   --->   Operation 706 'sub' 'sub_ln1171_640' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 707 [1/1] (0.00ns)   --->   "%trunc_ln717_289 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_640, i32 2, i32 12"   --->   Operation 707 'partselect' 'trunc_ln717_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 708 [1/1] (5.28ns)   --->   "%mul_ln1171_73 = mul i14 %sext_ln1171_226, i14 27"   --->   Operation 708 'mul' 'mul_ln1171_73' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 709 [1/1] (0.00ns)   --->   "%trunc_ln717_290 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_73, i32 2, i32 13"   --->   Operation 709 'partselect' 'trunc_ln717_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 710 [1/1] (5.28ns)   --->   "%mul_ln1171_74 = mul i14 %sext_ln1171_226, i14 19"   --->   Operation 710 'mul' 'mul_ln1171_74' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 711 [1/1] (0.00ns)   --->   "%trunc_ln717_291 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_74, i32 2, i32 13"   --->   Operation 711 'partselect' 'trunc_ln717_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 712 [1/1] (5.28ns)   --->   "%mul_ln1171_75 = mul i14 %sext_ln1171_226, i14 16358"   --->   Operation 712 'mul' 'mul_ln1171_75' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 713 [1/1] (0.00ns)   --->   "%trunc_ln717_293 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_75, i32 2, i32 13"   --->   Operation 713 'partselect' 'trunc_ln717_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 714 [1/1] (0.00ns)   --->   "%trunc_ln38_43 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 472, i32 479" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 714 'partselect' 'trunc_ln38_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 715 [1/1] (0.00ns)   --->   "%sext_ln1171_232 = sext i8 %trunc_ln38_43"   --->   Operation 715 'sext' 'sext_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 716 [1/1] (0.00ns)   --->   "%sext_ln1171_233 = sext i8 %trunc_ln38_43"   --->   Operation 716 'sext' 'sext_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 717 [1/1] (0.00ns)   --->   "%shl_ln1171_115 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_43, i4 0"   --->   Operation 717 'bitconcatenate' 'shl_ln1171_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln1171_234 = sext i12 %shl_ln1171_115"   --->   Operation 718 'sext' 'sext_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_156 = sub i13 0, i13 %sext_ln1171_234"   --->   Operation 719 'sub' 'sub_ln1171_156' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 720 [1/1] (0.00ns)   --->   "%shl_ln1171_116 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_43, i2 0"   --->   Operation 720 'bitconcatenate' 'shl_ln1171_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 721 [1/1] (0.00ns)   --->   "%sext_ln1171_235 = sext i10 %shl_ln1171_116"   --->   Operation 721 'sext' 'sext_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 722 [1/1] (0.00ns)   --->   "%sext_ln1171_236 = sext i10 %shl_ln1171_116"   --->   Operation 722 'sext' 'sext_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 723 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_157 = sub i13 %sub_ln1171_156, i13 %sext_ln1171_236"   --->   Operation 723 'sub' 'sub_ln1171_157' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 724 [1/1] (0.00ns)   --->   "%trunc_ln717_295 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_157, i32 2, i32 12"   --->   Operation 724 'partselect' 'trunc_ln717_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 725 [1/1] (5.28ns)   --->   "%mul_ln1171_76 = mul i14 %sext_ln1171_233, i14 16365"   --->   Operation 725 'mul' 'mul_ln1171_76' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 726 [1/1] (0.00ns)   --->   "%trunc_ln717_296 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_76, i32 2, i32 13"   --->   Operation 726 'partselect' 'trunc_ln717_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 727 [1/1] (0.00ns)   --->   "%shl_ln1171_117 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_43, i3 0"   --->   Operation 727 'bitconcatenate' 'shl_ln1171_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 728 [1/1] (0.00ns)   --->   "%sext_ln1171_237 = sext i11 %shl_ln1171_117"   --->   Operation 728 'sext' 'sext_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 729 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_158 = sub i12 0, i12 %sext_ln1171_237"   --->   Operation 729 'sub' 'sub_ln1171_158' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 730 [1/1] (0.00ns)   --->   "%shl_ln1171_118 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_43, i1 0"   --->   Operation 730 'bitconcatenate' 'shl_ln1171_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 731 [1/1] (0.00ns)   --->   "%sext_ln1171_238 = sext i9 %shl_ln1171_118"   --->   Operation 731 'sext' 'sext_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 732 [1/1] (0.00ns)   --->   "%sext_ln1171_239 = sext i9 %shl_ln1171_118"   --->   Operation 732 'sext' 'sext_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 733 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_159 = sub i12 %sub_ln1171_158, i12 %sext_ln1171_239"   --->   Operation 733 'sub' 'sub_ln1171_159' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 734 [1/1] (0.00ns)   --->   "%trunc_ln717_297 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_159, i32 2, i32 11"   --->   Operation 734 'partselect' 'trunc_ln717_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 735 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_160 = sub i11 0, i11 %sext_ln1171_235"   --->   Operation 735 'sub' 'sub_ln1171_160' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 736 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_161 = sub i11 %sub_ln1171_160, i11 %sext_ln1171_232"   --->   Operation 736 'sub' 'sub_ln1171_161' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 737 [1/1] (0.00ns)   --->   "%trunc_ln717_298 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_161, i32 2, i32 10"   --->   Operation 737 'partselect' 'trunc_ln717_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 738 [1/1] (1.41ns)   --->   "%sub_ln1171_641 = sub i11 %sext_ln1171_232, i11 %sext_ln1171_235"   --->   Operation 738 'sub' 'sub_ln1171_641' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 739 [1/1] (0.00ns)   --->   "%trunc_ln717_299 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_641, i32 2, i32 10"   --->   Operation 739 'partselect' 'trunc_ln717_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 740 [1/1] (1.36ns)   --->   "%sub_ln1171_162 = sub i10 0, i10 %sext_ln1171_238"   --->   Operation 740 'sub' 'sub_ln1171_162' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 741 [1/1] (0.00ns)   --->   "%trunc_ln717_300 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_162, i32 2, i32 9"   --->   Operation 741 'partselect' 'trunc_ln717_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 742 [1/1] (0.00ns)   --->   "%trunc_ln38_44 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 480, i32 487" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 742 'partselect' 'trunc_ln38_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 743 [1/1] (0.00ns)   --->   "%sext_ln1171_241 = sext i8 %trunc_ln38_44"   --->   Operation 743 'sext' 'sext_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 744 [1/1] (0.00ns)   --->   "%sext_ln1171_242 = sext i8 %trunc_ln38_44"   --->   Operation 744 'sext' 'sext_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 745 [1/1] (0.00ns)   --->   "%shl_ln1171_119 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_44, i2 0"   --->   Operation 745 'bitconcatenate' 'shl_ln1171_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 746 [1/1] (0.00ns)   --->   "%sext_ln1171_243 = sext i10 %shl_ln1171_119"   --->   Operation 746 'sext' 'sext_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 747 [1/1] (1.41ns)   --->   "%add_ln1171_18 = add i11 %sext_ln1171_243, i11 %sext_ln1171_242"   --->   Operation 747 'add' 'add_ln1171_18' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 748 [1/1] (0.00ns)   --->   "%trunc_ln717_301 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_18, i32 2, i32 10"   --->   Operation 748 'partselect' 'trunc_ln717_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 749 [1/1] (0.00ns)   --->   "%shl_ln1171_120 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_44, i5 0"   --->   Operation 749 'bitconcatenate' 'shl_ln1171_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln1171_244 = sext i13 %shl_ln1171_120"   --->   Operation 750 'sext' 'sext_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 751 [1/1] (0.00ns)   --->   "%shl_ln1171_121 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_44, i3 0"   --->   Operation 751 'bitconcatenate' 'shl_ln1171_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 752 [1/1] (0.00ns)   --->   "%sext_ln1171_245 = sext i11 %shl_ln1171_121"   --->   Operation 752 'sext' 'sext_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 753 [1/1] (1.53ns)   --->   "%sub_ln1171_163 = sub i14 %sext_ln1171_244, i14 %sext_ln1171_245"   --->   Operation 753 'sub' 'sub_ln1171_163' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 754 [1/1] (0.00ns)   --->   "%trunc_ln717_302 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_163, i32 2, i32 13"   --->   Operation 754 'partselect' 'trunc_ln717_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 755 [1/1] (5.28ns)   --->   "%mul_ln1171_77 = mul i13 %sext_ln1171_241, i13 11"   --->   Operation 755 'mul' 'mul_ln1171_77' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 756 [1/1] (0.00ns)   --->   "%trunc_ln717_303 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_77, i32 2, i32 12"   --->   Operation 756 'partselect' 'trunc_ln717_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 757 [1/1] (5.28ns)   --->   "%mul_ln1171_78 = mul i13 %sext_ln1171_241, i13 8181"   --->   Operation 757 'mul' 'mul_ln1171_78' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln717_304 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_78, i32 2, i32 12"   --->   Operation 758 'partselect' 'trunc_ln717_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 759 [1/1] (0.00ns)   --->   "%trunc_ln717_305 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 482, i32 487"   --->   Operation 759 'partselect' 'trunc_ln717_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_164 = sub i11 0, i11 %sext_ln1171_243"   --->   Operation 760 'sub' 'sub_ln1171_164' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 761 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_165 = sub i11 %sub_ln1171_164, i11 %sext_ln1171_242"   --->   Operation 761 'sub' 'sub_ln1171_165' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 762 [1/1] (0.00ns)   --->   "%trunc_ln717_306 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_165, i32 2, i32 10"   --->   Operation 762 'partselect' 'trunc_ln717_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 763 [1/1] (0.00ns)   --->   "%trunc_ln38_45 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 488, i32 495" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 763 'partselect' 'trunc_ln38_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 764 [1/1] (0.00ns)   --->   "%sext_ln1171_246 = sext i8 %trunc_ln38_45"   --->   Operation 764 'sext' 'sext_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln1171_247 = sext i8 %trunc_ln38_45"   --->   Operation 765 'sext' 'sext_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 766 [1/1] (0.00ns)   --->   "%tmp_31 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_45, i2 0"   --->   Operation 766 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 767 [1/1] (0.00ns)   --->   "%sext_ln1171_248 = sext i10 %tmp_31"   --->   Operation 767 'sext' 'sext_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 768 [1/1] (1.41ns)   --->   "%sub_ln1171_642 = sub i11 %sext_ln1171_247, i11 %sext_ln1171_248"   --->   Operation 768 'sub' 'sub_ln1171_642' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 769 [1/1] (0.00ns)   --->   "%trunc_ln717_307 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_642, i32 2, i32 10"   --->   Operation 769 'partselect' 'trunc_ln717_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 770 [1/1] (0.00ns)   --->   "%trunc_ln717_308 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 490, i32 495"   --->   Operation 770 'partselect' 'trunc_ln717_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 771 [1/1] (5.28ns)   --->   "%mul_ln1171_79 = mul i13 %sext_ln1171_246, i13 13"   --->   Operation 771 'mul' 'mul_ln1171_79' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 772 [1/1] (0.00ns)   --->   "%trunc_ln717_309 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_79, i32 2, i32 12"   --->   Operation 772 'partselect' 'trunc_ln717_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 773 [1/1] (5.28ns)   --->   "%mul_ln1171_80 = mul i13 %sext_ln1171_246, i13 8181"   --->   Operation 773 'mul' 'mul_ln1171_80' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln717_310 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_80, i32 2, i32 12"   --->   Operation 774 'partselect' 'trunc_ln717_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 775 [1/1] (1.41ns)   --->   "%sub_ln1171_166 = sub i11 %sext_ln1171_248, i11 %sext_ln1171_247"   --->   Operation 775 'sub' 'sub_ln1171_166' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 776 [1/1] (0.00ns)   --->   "%trunc_ln717_311 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_166, i32 2, i32 10"   --->   Operation 776 'partselect' 'trunc_ln717_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln38_46 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 504, i32 511" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 777 'partselect' 'trunc_ln38_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 778 [1/1] (0.00ns)   --->   "%sext_ln1171_250 = sext i8 %trunc_ln38_46"   --->   Operation 778 'sext' 'sext_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 779 [1/1] (0.00ns)   --->   "%sext_ln1171_251 = sext i8 %trunc_ln38_46"   --->   Operation 779 'sext' 'sext_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 780 [1/1] (0.00ns)   --->   "%sext_ln1171_252 = sext i8 %trunc_ln38_46"   --->   Operation 780 'sext' 'sext_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 781 [1/1] (0.00ns)   --->   "%shl_ln1171_122 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln38_46, i6 0"   --->   Operation 781 'bitconcatenate' 'shl_ln1171_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln1171_253 = sext i14 %shl_ln1171_122"   --->   Operation 782 'sext' 'sext_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 783 [1/1] (0.00ns)   --->   "%shl_ln1171_123 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_46, i4 0"   --->   Operation 783 'bitconcatenate' 'shl_ln1171_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 784 [1/1] (0.00ns)   --->   "%sext_ln1171_254 = sext i12 %shl_ln1171_123"   --->   Operation 784 'sext' 'sext_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 785 [1/1] (1.52ns)   --->   "%sub_ln1171_167 = sub i15 %sext_ln1171_254, i15 %sext_ln1171_253"   --->   Operation 785 'sub' 'sub_ln1171_167' <Predicate = true> <Delay = 1.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 786 [1/1] (0.00ns)   --->   "%trunc_ln717_312 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %sub_ln1171_167, i32 2, i32 14"   --->   Operation 786 'partselect' 'trunc_ln717_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 787 [1/1] (5.28ns)   --->   "%mul_ln1171_81 = mul i14 %sext_ln1171_252, i14 16355"   --->   Operation 787 'mul' 'mul_ln1171_81' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 788 [1/1] (0.00ns)   --->   "%trunc_ln717_313 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_81, i32 2, i32 13"   --->   Operation 788 'partselect' 'trunc_ln717_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 789 [1/1] (0.00ns)   --->   "%shl_ln1171_124 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_46, i5 0"   --->   Operation 789 'bitconcatenate' 'shl_ln1171_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 790 [1/1] (0.00ns)   --->   "%sext_ln1171_255 = sext i13 %shl_ln1171_124"   --->   Operation 790 'sext' 'sext_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 791 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_168 = sub i14 0, i14 %sext_ln1171_255"   --->   Operation 791 'sub' 'sub_ln1171_168' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 792 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_169 = sub i14 %sub_ln1171_168, i14 %sext_ln1171_252"   --->   Operation 792 'sub' 'sub_ln1171_169' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 793 [1/1] (0.00ns)   --->   "%trunc_ln717_314 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_169, i32 2, i32 13"   --->   Operation 793 'partselect' 'trunc_ln717_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 794 [1/1] (5.28ns)   --->   "%mul_ln1171_82 = mul i14 %sext_ln1171_252, i14 16365"   --->   Operation 794 'mul' 'mul_ln1171_82' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 795 [1/1] (0.00ns)   --->   "%trunc_ln717_315 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_82, i32 2, i32 13"   --->   Operation 795 'partselect' 'trunc_ln717_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 796 [1/1] (5.28ns)   --->   "%mul_ln1171_83 = mul i13 %sext_ln1171_251, i13 8179"   --->   Operation 796 'mul' 'mul_ln1171_83' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 797 [1/1] (0.00ns)   --->   "%trunc_ln717_316 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_83, i32 2, i32 12"   --->   Operation 797 'partselect' 'trunc_ln717_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 798 [1/1] (0.00ns)   --->   "%shl_ln1171_125 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_46, i2 0"   --->   Operation 798 'bitconcatenate' 'shl_ln1171_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln1171_256 = sext i10 %shl_ln1171_125"   --->   Operation 799 'sext' 'sext_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 800 [1/1] (1.41ns)   --->   "%sub_ln1171_170 = sub i11 %sext_ln1171_256, i11 %sext_ln1171_250"   --->   Operation 800 'sub' 'sub_ln1171_170' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 801 [1/1] (0.00ns)   --->   "%trunc_ln717_317 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_170, i32 2, i32 10"   --->   Operation 801 'partselect' 'trunc_ln717_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 802 [1/1] (0.00ns)   --->   "%sext_ln38_40 = sext i9 %trunc_ln717_317" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 802 'sext' 'sext_ln38_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 803 [1/1] (0.00ns)   --->   "%mult_V_523 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 520, i32 527" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 803 'partselect' 'mult_V_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln1171_257 = sext i8 %mult_V_523"   --->   Operation 804 'sext' 'sext_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 805 [1/1] (0.00ns)   --->   "%tmp_32 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_523, i2 0"   --->   Operation 805 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 806 [1/1] (0.00ns)   --->   "%sext_ln1171_973 = sext i10 %tmp_32"   --->   Operation 806 'sext' 'sext_ln1171_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 807 [1/1] (1.41ns)   --->   "%sub_ln1171_643 = sub i11 %sext_ln1171_257, i11 %sext_ln1171_973"   --->   Operation 807 'sub' 'sub_ln1171_643' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 808 [1/1] (0.00ns)   --->   "%trunc_ln717_318 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_643, i32 2, i32 10"   --->   Operation 808 'partselect' 'trunc_ln717_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 809 [1/1] (1.41ns)   --->   "%sub_ln1171_171 = sub i11 %sext_ln1171_973, i11 %sext_ln1171_257"   --->   Operation 809 'sub' 'sub_ln1171_171' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 810 [1/1] (0.00ns)   --->   "%trunc_ln717_319 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_171, i32 2, i32 10"   --->   Operation 810 'partselect' 'trunc_ln717_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 811 [1/1] (0.00ns)   --->   "%sext_ln38_41 = sext i9 %trunc_ln717_319" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 811 'sext' 'sext_ln38_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln38_47 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 528, i32 535" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 812 'partselect' 'trunc_ln38_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 813 [1/1] (0.00ns)   --->   "%sext_ln717_62 = sext i8 %trunc_ln38_47"   --->   Operation 813 'sext' 'sext_ln717_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 814 [1/1] (0.00ns)   --->   "%trunc_ln717_320 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 529, i32 535"   --->   Operation 814 'partselect' 'trunc_ln717_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 815 [1/1] (1.30ns)   --->   "%sub_ln1171_172 = sub i9 0, i9 %sext_ln717_62"   --->   Operation 815 'sub' 'sub_ln1171_172' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 816 [1/1] (0.00ns)   --->   "%trunc_ln717_321 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_172, i32 2, i32 8"   --->   Operation 816 'partselect' 'trunc_ln717_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 817 [1/1] (0.00ns)   --->   "%trunc_ln38_48 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 544, i32 551" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 817 'partselect' 'trunc_ln38_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 818 [1/1] (0.00ns)   --->   "%sext_ln1171_259 = sext i8 %trunc_ln38_48"   --->   Operation 818 'sext' 'sext_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 819 [1/1] (0.00ns)   --->   "%shl_ln1171_126 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_48, i4 0"   --->   Operation 819 'bitconcatenate' 'shl_ln1171_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln1171_260 = sext i12 %shl_ln1171_126"   --->   Operation 820 'sext' 'sext_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 821 [1/1] (0.00ns)   --->   "%shl_ln1171_127 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_48, i1 0"   --->   Operation 821 'bitconcatenate' 'shl_ln1171_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 822 [1/1] (0.00ns)   --->   "%sext_ln1171_261 = sext i9 %shl_ln1171_127"   --->   Operation 822 'sext' 'sext_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 823 [1/1] (0.00ns)   --->   "%sext_ln1171_262 = sext i9 %shl_ln1171_127"   --->   Operation 823 'sext' 'sext_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 824 [1/1] (1.54ns)   --->   "%add_ln1171_19 = add i13 %sext_ln1171_260, i13 %sext_ln1171_262"   --->   Operation 824 'add' 'add_ln1171_19' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln717_322 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_19, i32 2, i32 12"   --->   Operation 825 'partselect' 'trunc_ln717_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 826 [1/1] (5.28ns)   --->   "%mul_ln1171_84 = mul i14 %sext_ln1171_259, i14 29"   --->   Operation 826 'mul' 'mul_ln1171_84' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 827 [1/1] (0.00ns)   --->   "%trunc_ln717_323 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_84, i32 2, i32 13"   --->   Operation 827 'partselect' 'trunc_ln717_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 828 [1/1] (0.00ns)   --->   "%shl_ln1171_128 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_48, i5 0"   --->   Operation 828 'bitconcatenate' 'shl_ln1171_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 829 [1/1] (0.00ns)   --->   "%sext_ln1171_263 = sext i13 %shl_ln1171_128"   --->   Operation 829 'sext' 'sext_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 830 [1/1] (1.53ns)   --->   "%add_ln1171_20 = add i14 %sext_ln1171_263, i14 %sext_ln1171_261"   --->   Operation 830 'add' 'add_ln1171_20' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 831 [1/1] (0.00ns)   --->   "%trunc_ln717_324 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln1171_20, i32 2, i32 13"   --->   Operation 831 'partselect' 'trunc_ln717_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 832 [1/1] (0.00ns)   --->   "%shl_ln1171_129 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_48, i3 0"   --->   Operation 832 'bitconcatenate' 'shl_ln1171_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 833 [1/1] (0.00ns)   --->   "%sext_ln1171_264 = sext i11 %shl_ln1171_129"   --->   Operation 833 'sext' 'sext_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 834 [1/1] (1.53ns)   --->   "%sub_ln1171_173 = sub i14 %sext_ln1171_263, i14 %sext_ln1171_264"   --->   Operation 834 'sub' 'sub_ln1171_173' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 835 [1/1] (0.00ns)   --->   "%trunc_ln717_325 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_173, i32 2, i32 13"   --->   Operation 835 'partselect' 'trunc_ln717_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 836 [1/1] (0.00ns)   --->   "%trunc_ln38_49 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 552, i32 559" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 836 'partselect' 'trunc_ln38_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 837 [1/1] (0.00ns)   --->   "%sext_ln1171_265 = sext i8 %trunc_ln38_49"   --->   Operation 837 'sext' 'sext_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 838 [1/1] (1.30ns)   --->   "%sub_ln1171_174 = sub i9 0, i9 %sext_ln1171_265"   --->   Operation 838 'sub' 'sub_ln1171_174' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 839 [1/1] (0.00ns)   --->   "%trunc_ln717_326 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_174, i32 2, i32 8"   --->   Operation 839 'partselect' 'trunc_ln717_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 840 [1/1] (0.00ns)   --->   "%trunc_ln38_50 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 560, i32 567" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 840 'partselect' 'trunc_ln38_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 841 [1/1] (0.00ns)   --->   "%sext_ln1171_266 = sext i8 %trunc_ln38_50"   --->   Operation 841 'sext' 'sext_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 842 [1/1] (0.00ns)   --->   "%sext_ln1171_267 = sext i8 %trunc_ln38_50"   --->   Operation 842 'sext' 'sext_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 843 [1/1] (0.00ns)   --->   "%shl_ln1171_130 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_50, i2 0"   --->   Operation 843 'bitconcatenate' 'shl_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 844 [1/1] (0.00ns)   --->   "%sext_ln1171_268 = sext i10 %shl_ln1171_130"   --->   Operation 844 'sext' 'sext_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 845 [1/1] (0.00ns)   --->   "%sext_ln1171_269 = sext i10 %shl_ln1171_130"   --->   Operation 845 'sext' 'sext_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln1171_270 = sext i10 %shl_ln1171_130"   --->   Operation 846 'sext' 'sext_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 847 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_175 = sub i11 0, i11 %sext_ln1171_270"   --->   Operation 847 'sub' 'sub_ln1171_175' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 848 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_176 = sub i11 %sub_ln1171_175, i11 %sext_ln1171_267"   --->   Operation 848 'sub' 'sub_ln1171_176' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 849 [1/1] (0.00ns)   --->   "%trunc_ln717_327 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_176, i32 2, i32 10"   --->   Operation 849 'partselect' 'trunc_ln717_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 850 [1/1] (0.00ns)   --->   "%shl_ln1171_131 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_50, i4 0"   --->   Operation 850 'bitconcatenate' 'shl_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln1171_271 = sext i12 %shl_ln1171_131"   --->   Operation 851 'sext' 'sext_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 852 [1/1] (1.54ns)   --->   "%sub_ln1171_177 = sub i13 %sext_ln1171_269, i13 %sext_ln1171_271"   --->   Operation 852 'sub' 'sub_ln1171_177' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 853 [1/1] (0.00ns)   --->   "%trunc_ln717_328 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_177, i32 2, i32 12"   --->   Operation 853 'partselect' 'trunc_ln717_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_178 = sub i13 0, i13 %sext_ln1171_271"   --->   Operation 854 'sub' 'sub_ln1171_178' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 855 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_179 = sub i13 %sub_ln1171_178, i13 %sext_ln1171_266"   --->   Operation 855 'sub' 'sub_ln1171_179' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 856 [1/1] (0.00ns)   --->   "%trunc_ln717_329 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_179, i32 2, i32 12"   --->   Operation 856 'partselect' 'trunc_ln717_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 857 [1/1] (0.00ns)   --->   "%shl_ln1171_132 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_50, i3 0"   --->   Operation 857 'bitconcatenate' 'shl_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 858 [1/1] (0.00ns)   --->   "%sext_ln1171_272 = sext i11 %shl_ln1171_132"   --->   Operation 858 'sext' 'sext_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 859 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_180 = sub i12 0, i12 %sext_ln1171_272"   --->   Operation 859 'sub' 'sub_ln1171_180' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 860 [1/1] (0.00ns)   --->   "%shl_ln1171_133 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_50, i1 0"   --->   Operation 860 'bitconcatenate' 'shl_ln1171_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 861 [1/1] (0.00ns)   --->   "%sext_ln1171_273 = sext i9 %shl_ln1171_133"   --->   Operation 861 'sext' 'sext_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 862 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_181 = sub i12 %sub_ln1171_180, i12 %sext_ln1171_273"   --->   Operation 862 'sub' 'sub_ln1171_181' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 863 [1/1] (0.00ns)   --->   "%trunc_ln717_330 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_181, i32 2, i32 11"   --->   Operation 863 'partselect' 'trunc_ln717_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 864 [1/1] (0.00ns)   --->   "%shl_ln1171_134 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_50, i5 0"   --->   Operation 864 'bitconcatenate' 'shl_ln1171_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 865 [1/1] (0.00ns)   --->   "%sext_ln1171_274 = sext i13 %shl_ln1171_134"   --->   Operation 865 'sext' 'sext_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 866 [1/1] (1.53ns)   --->   "%sub_ln1171_182 = sub i14 %sext_ln1171_268, i14 %sext_ln1171_274"   --->   Operation 866 'sub' 'sub_ln1171_182' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln717_331 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_182, i32 2, i32 13"   --->   Operation 867 'partselect' 'trunc_ln717_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 868 [1/1] (0.00ns)   --->   "%trunc_ln717_332 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 562, i32 567"   --->   Operation 868 'partselect' 'trunc_ln717_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 869 [1/1] (0.00ns)   --->   "%mult_V_569 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 568, i32 575" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 869 'partselect' 'mult_V_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 870 [1/1] (0.00ns)   --->   "%sext_ln1171_275 = sext i8 %mult_V_569"   --->   Operation 870 'sext' 'sext_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 871 [1/1] (0.00ns)   --->   "%shl_ln1171_135 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_569, i3 0"   --->   Operation 871 'bitconcatenate' 'shl_ln1171_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 872 [1/1] (0.00ns)   --->   "%sext_ln1171_277 = sext i11 %shl_ln1171_135"   --->   Operation 872 'sext' 'sext_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 873 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_183 = sub i12 0, i12 %sext_ln1171_277"   --->   Operation 873 'sub' 'sub_ln1171_183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 874 [1/1] (0.00ns)   --->   "%shl_ln1171_136 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_569, i1 0"   --->   Operation 874 'bitconcatenate' 'shl_ln1171_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 875 [1/1] (0.00ns)   --->   "%sext_ln1171_278 = sext i9 %shl_ln1171_136"   --->   Operation 875 'sext' 'sext_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 876 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_184 = sub i12 %sub_ln1171_183, i12 %sext_ln1171_278"   --->   Operation 876 'sub' 'sub_ln1171_184' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 877 [1/1] (0.00ns)   --->   "%trunc_ln717_333 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_184, i32 2, i32 11"   --->   Operation 877 'partselect' 'trunc_ln717_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 878 [1/1] (0.00ns)   --->   "%trunc_ln717_334 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 570, i32 575"   --->   Operation 878 'partselect' 'trunc_ln717_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 879 [1/1] (1.30ns)   --->   "%sub_ln1171_186 = sub i9 0, i9 %sext_ln1171_275"   --->   Operation 879 'sub' 'sub_ln1171_186' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 880 [1/1] (0.00ns)   --->   "%trunc_ln717_337 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_186, i32 2, i32 8"   --->   Operation 880 'partselect' 'trunc_ln717_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 881 [1/1] (0.00ns)   --->   "%trunc_ln38_51 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 576, i32 583" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 881 'partselect' 'trunc_ln38_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 882 [1/1] (0.00ns)   --->   "%sext_ln1171_280 = sext i8 %trunc_ln38_51"   --->   Operation 882 'sext' 'sext_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln1171_281 = sext i8 %trunc_ln38_51"   --->   Operation 883 'sext' 'sext_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 884 [1/1] (0.00ns)   --->   "%shl_ln1171_138 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_51, i2 0"   --->   Operation 884 'bitconcatenate' 'shl_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 885 [1/1] (0.00ns)   --->   "%sext_ln1171_282 = sext i10 %shl_ln1171_138"   --->   Operation 885 'sext' 'sext_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 886 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_187 = sub i11 0, i11 %sext_ln1171_282"   --->   Operation 886 'sub' 'sub_ln1171_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 887 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_188 = sub i11 %sub_ln1171_187, i11 %sext_ln1171_281"   --->   Operation 887 'sub' 'sub_ln1171_188' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 888 [1/1] (0.00ns)   --->   "%trunc_ln717_338 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_188, i32 2, i32 10"   --->   Operation 888 'partselect' 'trunc_ln717_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 889 [1/1] (5.28ns)   --->   "%mul_ln1171_85 = mul i14 %sext_ln1171_280, i14 16365"   --->   Operation 889 'mul' 'mul_ln1171_85' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 890 [1/1] (0.00ns)   --->   "%trunc_ln717_339 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_85, i32 2, i32 13"   --->   Operation 890 'partselect' 'trunc_ln717_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 891 [1/1] (0.00ns)   --->   "%shl_ln1171_139 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_51, i5 0"   --->   Operation 891 'bitconcatenate' 'shl_ln1171_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln1171_283 = sext i13 %shl_ln1171_139"   --->   Operation 892 'sext' 'sext_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 893 [1/1] (0.00ns)   --->   "%shl_ln1171_140 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_51, i3 0"   --->   Operation 893 'bitconcatenate' 'shl_ln1171_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 894 [1/1] (0.00ns)   --->   "%sext_ln1171_284 = sext i11 %shl_ln1171_140"   --->   Operation 894 'sext' 'sext_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 895 [1/1] (0.00ns)   --->   "%sext_ln1171_285 = sext i11 %shl_ln1171_140"   --->   Operation 895 'sext' 'sext_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 896 [1/1] (1.53ns)   --->   "%sub_ln1171_189 = sub i14 %sext_ln1171_285, i14 %sext_ln1171_283"   --->   Operation 896 'sub' 'sub_ln1171_189' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 897 [1/1] (0.00ns)   --->   "%trunc_ln717_340 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_189, i32 2, i32 13"   --->   Operation 897 'partselect' 'trunc_ln717_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 898 [1/1] (0.00ns)   --->   "%shl_ln1171_141 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_51, i1 0"   --->   Operation 898 'bitconcatenate' 'shl_ln1171_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln1171_286 = sext i9 %shl_ln1171_141"   --->   Operation 899 'sext' 'sext_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 900 [1/1] (1.48ns)   --->   "%sub_ln1171_190 = sub i12 %sext_ln1171_284, i12 %sext_ln1171_286"   --->   Operation 900 'sub' 'sub_ln1171_190' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 901 [1/1] (0.00ns)   --->   "%trunc_ln717_341 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_190, i32 2, i32 11"   --->   Operation 901 'partselect' 'trunc_ln717_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 902 [1/1] (1.48ns)   --->   "%sub_ln1171_191 = sub i12 %sext_ln1171_286, i12 %sext_ln1171_284"   --->   Operation 902 'sub' 'sub_ln1171_191' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 903 [1/1] (0.00ns)   --->   "%trunc_ln717_342 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_191, i32 2, i32 11"   --->   Operation 903 'partselect' 'trunc_ln717_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 904 [1/1] (0.00ns)   --->   "%mult_V_587 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 584, i32 591" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 904 'partselect' 'mult_V_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 905 [1/1] (0.00ns)   --->   "%sext_ln1171_287 = sext i8 %mult_V_587"   --->   Operation 905 'sext' 'sext_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 906 [1/1] (0.00ns)   --->   "%shl_ln1171_142 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_587, i1 0"   --->   Operation 906 'bitconcatenate' 'shl_ln1171_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 907 [1/1] (0.00ns)   --->   "%sext_ln1171_288 = sext i9 %shl_ln1171_142"   --->   Operation 907 'sext' 'sext_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 908 [1/1] (1.36ns)   --->   "%sub_ln1171_192 = sub i10 0, i10 %sext_ln1171_288"   --->   Operation 908 'sub' 'sub_ln1171_192' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln717_343 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_192, i32 2, i32 9"   --->   Operation 909 'partselect' 'trunc_ln717_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 910 [1/1] (0.00ns)   --->   "%sext_ln717_64 = sext i8 %trunc_ln717_343"   --->   Operation 910 'sext' 'sext_ln717_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 911 [1/1] (0.00ns)   --->   "%trunc_ln717_344 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 586, i32 591"   --->   Operation 911 'partselect' 'trunc_ln717_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 912 [1/1] (0.00ns)   --->   "%tmp_33 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_587, i2 0"   --->   Operation 912 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 913 [1/1] (0.00ns)   --->   "%sext_ln1171_974 = sext i10 %tmp_33"   --->   Operation 913 'sext' 'sext_ln1171_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 914 [1/1] (1.41ns)   --->   "%sub_ln1171_644 = sub i11 %sext_ln1171_287, i11 %sext_ln1171_974"   --->   Operation 914 'sub' 'sub_ln1171_644' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 915 [1/1] (0.00ns)   --->   "%trunc_ln717_345 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_644, i32 2, i32 10"   --->   Operation 915 'partselect' 'trunc_ln717_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 916 [1/1] (1.41ns)   --->   "%sub_ln1171_193 = sub i11 0, i11 %sext_ln1171_974"   --->   Operation 916 'sub' 'sub_ln1171_193' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 917 [1/1] (0.00ns)   --->   "%trunc_ln717_346 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_193, i32 2, i32 10"   --->   Operation 917 'partselect' 'trunc_ln717_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 918 [1/1] (0.00ns)   --->   "%trunc_ln717_347 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 585, i32 591"   --->   Operation 918 'partselect' 'trunc_ln717_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 919 [1/1] (0.00ns)   --->   "%trunc_ln38_52 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 592, i32 599" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 919 'partselect' 'trunc_ln38_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 920 [1/1] (0.00ns)   --->   "%sext_ln1171_290 = sext i8 %trunc_ln38_52"   --->   Operation 920 'sext' 'sext_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_34 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_52, i2 0"   --->   Operation 921 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 922 [1/1] (0.00ns)   --->   "%sext_ln1171_975 = sext i10 %tmp_34"   --->   Operation 922 'sext' 'sext_ln1171_975' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 923 [1/1] (1.41ns)   --->   "%sub_ln1171_645 = sub i11 %sext_ln1171_290, i11 %sext_ln1171_975"   --->   Operation 923 'sub' 'sub_ln1171_645' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 924 [1/1] (0.00ns)   --->   "%trunc_ln717_348 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_645, i32 2, i32 10"   --->   Operation 924 'partselect' 'trunc_ln717_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 925 [1/1] (0.00ns)   --->   "%sext_ln717_66 = sext i9 %trunc_ln717_348"   --->   Operation 925 'sext' 'sext_ln717_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 926 [1/1] (0.00ns)   --->   "%trunc_ln717_349 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 593, i32 599"   --->   Operation 926 'partselect' 'trunc_ln717_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 927 [1/1] (0.00ns)   --->   "%trunc_ln717_350 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 594, i32 599"   --->   Operation 927 'partselect' 'trunc_ln717_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 928 [1/1] (0.00ns)   --->   "%trunc_ln38_53 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 600, i32 607" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 928 'partselect' 'trunc_ln38_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 929 [1/1] (0.00ns)   --->   "%sext_ln1171_291 = sext i8 %trunc_ln38_53"   --->   Operation 929 'sext' 'sext_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 930 [1/1] (0.00ns)   --->   "%sext_ln1171_292 = sext i8 %trunc_ln38_53"   --->   Operation 930 'sext' 'sext_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 931 [1/1] (0.00ns)   --->   "%shl_ln1171_143 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_53, i1 0"   --->   Operation 931 'bitconcatenate' 'shl_ln1171_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 932 [1/1] (0.00ns)   --->   "%sext_ln1171_293 = sext i9 %shl_ln1171_143"   --->   Operation 932 'sext' 'sext_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 933 [1/1] (1.36ns)   --->   "%sub_ln1171_194 = sub i10 0, i10 %sext_ln1171_293"   --->   Operation 933 'sub' 'sub_ln1171_194' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 934 [1/1] (0.00ns)   --->   "%trunc_ln717_351 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_194, i32 2, i32 9"   --->   Operation 934 'partselect' 'trunc_ln717_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 935 [1/1] (0.00ns)   --->   "%sext_ln1171_1111 = sext i8 %trunc_ln717_351"   --->   Operation 935 'sext' 'sext_ln1171_1111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 936 [1/1] (0.00ns)   --->   "%tmp_35 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_53, i3 0"   --->   Operation 936 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 937 [1/1] (0.00ns)   --->   "%sext_ln1171_976 = sext i11 %tmp_35"   --->   Operation 937 'sext' 'sext_ln1171_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 938 [1/1] (1.48ns)   --->   "%sub_ln1171_646 = sub i12 %sext_ln1171_291, i12 %sext_ln1171_976"   --->   Operation 938 'sub' 'sub_ln1171_646' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 939 [1/1] (0.00ns)   --->   "%trunc_ln717_352 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_646, i32 2, i32 11"   --->   Operation 939 'partselect' 'trunc_ln717_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 940 [1/1] (0.00ns)   --->   "%sext_ln1171_1112 = sext i10 %trunc_ln717_352"   --->   Operation 940 'sext' 'sext_ln1171_1112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 941 [1/1] (1.48ns)   --->   "%sub_ln1171_195 = sub i12 0, i12 %sext_ln1171_976"   --->   Operation 941 'sub' 'sub_ln1171_195' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 942 [1/1] (0.00ns)   --->   "%trunc_ln717_354 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_195, i32 2, i32 11"   --->   Operation 942 'partselect' 'trunc_ln717_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 943 [1/1] (1.30ns)   --->   "%sub_ln1171_197 = sub i9 0, i9 %sext_ln1171_292"   --->   Operation 943 'sub' 'sub_ln1171_197' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 944 [1/1] (0.00ns)   --->   "%trunc_ln717_355 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_197, i32 2, i32 8"   --->   Operation 944 'partselect' 'trunc_ln717_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 608, i32 615"   --->   Operation 945 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 946 [1/1] (0.00ns)   --->   "%trunc_ln717_357 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 609, i32 615"   --->   Operation 946 'partselect' 'trunc_ln717_357' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 947 [1/1] (0.00ns)   --->   "%trunc_ln38_54 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 616, i32 623" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 947 'partselect' 'trunc_ln38_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 948 [1/1] (0.00ns)   --->   "%sext_ln717_70 = sext i8 %trunc_ln38_54"   --->   Operation 948 'sext' 'sext_ln717_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln717_71 = sext i8 %trunc_ln38_54"   --->   Operation 949 'sext' 'sext_ln717_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 950 [1/1] (5.28ns)   --->   "%mul_ln1171_86 = mul i13 %sext_ln717_71, i13 11"   --->   Operation 950 'mul' 'mul_ln1171_86' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 951 [1/1] (0.00ns)   --->   "%trunc_ln717_359 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_86, i32 2, i32 12"   --->   Operation 951 'partselect' 'trunc_ln717_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_37 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_54, i2 0"   --->   Operation 952 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 953 [1/1] (0.00ns)   --->   "%sext_ln1171_977 = sext i10 %tmp_37"   --->   Operation 953 'sext' 'sext_ln1171_977' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 954 [1/1] (1.41ns)   --->   "%sub_ln1171_647 = sub i11 %sext_ln717_70, i11 %sext_ln1171_977"   --->   Operation 954 'sub' 'sub_ln1171_647' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 955 [1/1] (0.00ns)   --->   "%trunc_ln717_360 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_647, i32 2, i32 10"   --->   Operation 955 'partselect' 'trunc_ln717_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 956 [1/1] (1.41ns)   --->   "%sub_ln1171_199 = sub i11 %sext_ln1171_977, i11 %sext_ln717_70"   --->   Operation 956 'sub' 'sub_ln1171_199' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 957 [1/1] (0.00ns)   --->   "%trunc_ln717_361 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_199, i32 2, i32 10"   --->   Operation 957 'partselect' 'trunc_ln717_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 958 [1/1] (0.00ns)   --->   "%sext_ln717_72 = sext i9 %trunc_ln717_361"   --->   Operation 958 'sext' 'sext_ln717_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 959 [1/1] (0.00ns)   --->   "%trunc_ln717_362 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 634, i32 639"   --->   Operation 959 'partselect' 'trunc_ln717_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 960 [1/1] (0.00ns)   --->   "%trunc_ln38_55 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 640, i32 647" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 960 'partselect' 'trunc_ln38_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 961 [1/1] (0.00ns)   --->   "%sext_ln717_73 = sext i8 %trunc_ln38_55"   --->   Operation 961 'sext' 'sext_ln717_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 962 [1/1] (0.00ns)   --->   "%sext_ln717_74 = sext i8 %trunc_ln38_55"   --->   Operation 962 'sext' 'sext_ln717_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln717_363 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 641, i32 647"   --->   Operation 963 'partselect' 'trunc_ln717_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 964 [1/1] (0.00ns)   --->   "%shl_ln1171_146 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_55, i2 0"   --->   Operation 964 'bitconcatenate' 'shl_ln1171_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 965 [1/1] (0.00ns)   --->   "%sext_ln1171_300 = sext i10 %shl_ln1171_146"   --->   Operation 965 'sext' 'sext_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 966 [1/1] (1.41ns)   --->   "%sub_ln1171_200 = sub i11 %sext_ln1171_300, i11 %sext_ln717_74"   --->   Operation 966 'sub' 'sub_ln1171_200' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 967 [1/1] (0.00ns)   --->   "%trunc_ln717_364 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_200, i32 2, i32 10"   --->   Operation 967 'partselect' 'trunc_ln717_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 968 [1/1] (0.00ns)   --->   "%sext_ln1171_1119 = sext i9 %trunc_ln717_364"   --->   Operation 968 'sext' 'sext_ln1171_1119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 969 [1/1] (0.00ns)   --->   "%shl_ln1171_147 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_55, i1 0"   --->   Operation 969 'bitconcatenate' 'shl_ln1171_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 970 [1/1] (0.00ns)   --->   "%sext_ln1171_301 = sext i9 %shl_ln1171_147"   --->   Operation 970 'sext' 'sext_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 971 [1/1] (1.36ns)   --->   "%sub_ln1171_201 = sub i10 0, i10 %sext_ln1171_301"   --->   Operation 971 'sub' 'sub_ln1171_201' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 972 [1/1] (0.00ns)   --->   "%trunc_ln717_365 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_201, i32 2, i32 9"   --->   Operation 972 'partselect' 'trunc_ln717_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 973 [1/1] (1.30ns)   --->   "%sub_ln1171_202 = sub i9 0, i9 %sext_ln717_73"   --->   Operation 973 'sub' 'sub_ln1171_202' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 974 [1/1] (0.00ns)   --->   "%trunc_ln717_366 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_202, i32 2, i32 8"   --->   Operation 974 'partselect' 'trunc_ln717_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 975 [1/1] (0.00ns)   --->   "%sext_ln38_47 = sext i7 %trunc_ln717_366" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 975 'sext' 'sext_ln38_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 976 [1/1] (0.00ns)   --->   "%trunc_ln38_56 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 656, i32 663" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 976 'partselect' 'trunc_ln38_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 977 [1/1] (0.00ns)   --->   "%sext_ln1171_302 = sext i8 %trunc_ln38_56"   --->   Operation 977 'sext' 'sext_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 978 [1/1] (0.00ns)   --->   "%sext_ln1171_303 = sext i8 %trunc_ln38_56"   --->   Operation 978 'sext' 'sext_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 979 [1/1] (0.00ns)   --->   "%shl_ln1171_148 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_56, i5 0"   --->   Operation 979 'bitconcatenate' 'shl_ln1171_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 980 [1/1] (0.00ns)   --->   "%sext_ln1171_304 = sext i13 %shl_ln1171_148"   --->   Operation 980 'sext' 'sext_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 981 [1/1] (0.00ns)   --->   "%shl_ln1171_149 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_56, i2 0"   --->   Operation 981 'bitconcatenate' 'shl_ln1171_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 982 [1/1] (0.00ns)   --->   "%sext_ln1171_305 = sext i10 %shl_ln1171_149"   --->   Operation 982 'sext' 'sext_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 983 [1/1] (0.00ns)   --->   "%sext_ln1171_306 = sext i10 %shl_ln1171_149"   --->   Operation 983 'sext' 'sext_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 984 [1/1] (1.53ns)   --->   "%sub_ln1171_203 = sub i14 %sext_ln1171_306, i14 %sext_ln1171_304"   --->   Operation 984 'sub' 'sub_ln1171_203' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 985 [1/1] (0.00ns)   --->   "%trunc_ln717_367 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_203, i32 2, i32 13"   --->   Operation 985 'partselect' 'trunc_ln717_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 986 [1/1] (1.41ns)   --->   "%sub_ln1171_204 = sub i11 %sext_ln1171_305, i11 %sext_ln1171_302"   --->   Operation 986 'sub' 'sub_ln1171_204' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 987 [1/1] (0.00ns)   --->   "%trunc_ln717_368 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_204, i32 2, i32 10"   --->   Operation 987 'partselect' 'trunc_ln717_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 988 [1/1] (0.00ns)   --->   "%sext_ln1171_1122 = sext i9 %trunc_ln717_368"   --->   Operation 988 'sext' 'sext_ln1171_1122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 989 [1/1] (5.28ns)   --->   "%mul_ln1171_87 = mul i13 %sext_ln1171_303, i13 8181"   --->   Operation 989 'mul' 'mul_ln1171_87' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 990 [1/1] (0.00ns)   --->   "%trunc_ln717_369 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_87, i32 2, i32 12"   --->   Operation 990 'partselect' 'trunc_ln717_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 991 [1/1] (0.00ns)   --->   "%trunc_ln717_370 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 658, i32 663"   --->   Operation 991 'partselect' 'trunc_ln717_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 992 [1/1] (0.00ns)   --->   "%shl_ln1171_150 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_56, i1 0"   --->   Operation 992 'bitconcatenate' 'shl_ln1171_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 993 [1/1] (0.00ns)   --->   "%sext_ln1171_307 = sext i9 %shl_ln1171_150"   --->   Operation 993 'sext' 'sext_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 994 [1/1] (1.53ns)   --->   "%sub_ln1171_205 = sub i14 %sext_ln1171_307, i14 %sext_ln1171_304"   --->   Operation 994 'sub' 'sub_ln1171_205' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 995 [1/1] (0.00ns)   --->   "%trunc_ln717_371 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_205, i32 2, i32 13"   --->   Operation 995 'partselect' 'trunc_ln717_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 996 [1/1] (1.41ns)   --->   "%sub_ln1171_648 = sub i11 %sext_ln1171_302, i11 %sext_ln1171_305"   --->   Operation 996 'sub' 'sub_ln1171_648' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 997 [1/1] (0.00ns)   --->   "%trunc_ln717_372 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_648, i32 2, i32 10"   --->   Operation 997 'partselect' 'trunc_ln717_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 998 [1/1] (0.00ns)   --->   "%sext_ln38_48 = sext i9 %trunc_ln717_372" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 998 'sext' 'sext_ln38_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 999 [1/1] (0.00ns)   --->   "%trunc_ln38_57 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 664, i32 671" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 999 'partselect' 'trunc_ln38_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1000 [1/1] (0.00ns)   --->   "%sext_ln1171_308 = sext i8 %trunc_ln38_57"   --->   Operation 1000 'sext' 'sext_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1001 [1/1] (0.00ns)   --->   "%trunc_ln717_375 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 665, i32 671"   --->   Operation 1001 'partselect' 'trunc_ln717_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1002 [1/1] (5.28ns)   --->   "%mul_ln1171_88 = mul i13 %sext_ln1171_308, i13 8179"   --->   Operation 1002 'mul' 'mul_ln1171_88' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1003 [1/1] (0.00ns)   --->   "%trunc_ln717_376 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_88, i32 2, i32 12"   --->   Operation 1003 'partselect' 'trunc_ln717_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1004 [1/1] (0.00ns)   --->   "%trunc_ln38_58 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 672, i32 679" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1004 'partselect' 'trunc_ln38_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln1171_311 = sext i8 %trunc_ln38_58"   --->   Operation 1005 'sext' 'sext_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1006 [1/1] (0.00ns)   --->   "%sext_ln1171_312 = sext i8 %trunc_ln38_58"   --->   Operation 1006 'sext' 'sext_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1007 [1/1] (0.00ns)   --->   "%shl_ln1171_152 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_58, i4 0"   --->   Operation 1007 'bitconcatenate' 'shl_ln1171_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1008 [1/1] (0.00ns)   --->   "%sext_ln1171_313 = sext i12 %shl_ln1171_152"   --->   Operation 1008 'sext' 'sext_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1009 [1/1] (0.00ns)   --->   "%shl_ln1171_153 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_58, i2 0"   --->   Operation 1009 'bitconcatenate' 'shl_ln1171_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1010 [1/1] (0.00ns)   --->   "%sext_ln1171_314 = sext i10 %shl_ln1171_153"   --->   Operation 1010 'sext' 'sext_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1011 [1/1] (0.00ns)   --->   "%sext_ln1171_315 = sext i10 %shl_ln1171_153"   --->   Operation 1011 'sext' 'sext_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1012 [1/1] (1.54ns)   --->   "%sub_ln1171_208 = sub i13 %sext_ln1171_313, i13 %sext_ln1171_315"   --->   Operation 1012 'sub' 'sub_ln1171_208' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1013 [1/1] (0.00ns)   --->   "%trunc_ln717_377 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_208, i32 2, i32 12"   --->   Operation 1013 'partselect' 'trunc_ln717_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1014 [1/1] (0.00ns)   --->   "%shl_ln1171_154 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_58, i3 0"   --->   Operation 1014 'bitconcatenate' 'shl_ln1171_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1015 [1/1] (0.00ns)   --->   "%sext_ln1171_317 = sext i11 %shl_ln1171_154"   --->   Operation 1015 'sext' 'sext_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1016 [1/1] (0.00ns)   --->   "%shl_ln1171_155 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_58, i1 0"   --->   Operation 1016 'bitconcatenate' 'shl_ln1171_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1017 [1/1] (0.00ns)   --->   "%sext_ln1171_318 = sext i9 %shl_ln1171_155"   --->   Operation 1017 'sext' 'sext_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1018 [1/1] (1.48ns)   --->   "%add_ln1171_23 = add i12 %sext_ln1171_317, i12 %sext_ln1171_318"   --->   Operation 1018 'add' 'add_ln1171_23' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1019 [1/1] (0.00ns)   --->   "%trunc_ln717_378 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_23, i32 2, i32 11"   --->   Operation 1019 'partselect' 'trunc_ln717_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1020 [1/1] (1.48ns)   --->   "%sub_ln1171_649 = sub i12 %sext_ln1171_312, i12 %sext_ln1171_317"   --->   Operation 1020 'sub' 'sub_ln1171_649' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1021 [1/1] (0.00ns)   --->   "%trunc_ln717_379 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_649, i32 2, i32 11"   --->   Operation 1021 'partselect' 'trunc_ln717_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1022 [1/1] (5.28ns)   --->   "%mul_ln1171_89 = mul i14 %sext_ln1171_311, i14 27"   --->   Operation 1022 'mul' 'mul_ln1171_89' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1023 [1/1] (0.00ns)   --->   "%trunc_ln717_380 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_89, i32 2, i32 13"   --->   Operation 1023 'partselect' 'trunc_ln717_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1024 [1/1] (1.41ns)   --->   "%sub_ln1171_209 = sub i11 0, i11 %sext_ln1171_314"   --->   Operation 1024 'sub' 'sub_ln1171_209' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1025 [1/1] (0.00ns)   --->   "%trunc_ln717_381 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_209, i32 2, i32 10"   --->   Operation 1025 'partselect' 'trunc_ln717_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1026 [1/1] (0.00ns)   --->   "%sext_ln38_50 = sext i9 %trunc_ln717_381" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1026 'sext' 'sext_ln38_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1027 [1/1] (0.00ns)   --->   "%trunc_ln38_59 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 680, i32 687" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1027 'partselect' 'trunc_ln38_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1028 [1/1] (0.00ns)   --->   "%sext_ln1171_319 = sext i8 %trunc_ln38_59"   --->   Operation 1028 'sext' 'sext_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1029 [1/1] (0.00ns)   --->   "%sext_ln1171_320 = sext i8 %trunc_ln38_59"   --->   Operation 1029 'sext' 'sext_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1030 [1/1] (0.00ns)   --->   "%sext_ln1171_321 = sext i8 %trunc_ln38_59"   --->   Operation 1030 'sext' 'sext_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1031 [1/1] (0.00ns)   --->   "%sext_ln1171_322 = sext i8 %trunc_ln38_59"   --->   Operation 1031 'sext' 'sext_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1032 [1/1] (5.28ns)   --->   "%mul_ln1171_90 = mul i15 %sext_ln1171_322, i15 32729"   --->   Operation 1032 'mul' 'mul_ln1171_90' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln717_382 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_90, i32 2, i32 14"   --->   Operation 1033 'partselect' 'trunc_ln717_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1034 [1/1] (0.00ns)   --->   "%shl_ln1171_156 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln38_59, i6 0"   --->   Operation 1034 'bitconcatenate' 'shl_ln1171_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1035 [1/1] (0.00ns)   --->   "%sext_ln1171_323 = sext i14 %shl_ln1171_156"   --->   Operation 1035 'sext' 'sext_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1036 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_210 = sub i15 0, i15 %sext_ln1171_323"   --->   Operation 1036 'sub' 'sub_ln1171_210' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1037 [1/1] (0.00ns)   --->   "%shl_ln1171_157 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_59, i3 0"   --->   Operation 1037 'bitconcatenate' 'shl_ln1171_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1038 [1/1] (0.00ns)   --->   "%sext_ln1171_324 = sext i11 %shl_ln1171_157"   --->   Operation 1038 'sext' 'sext_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1039 [1/1] (0.00ns)   --->   "%sext_ln1171_325 = sext i11 %shl_ln1171_157"   --->   Operation 1039 'sext' 'sext_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1040 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%sub_ln1171_211 = sub i15 %sub_ln1171_210, i15 %sext_ln1171_325"   --->   Operation 1040 'sub' 'sub_ln1171_211' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1041 [1/1] (0.00ns)   --->   "%trunc_ln717_383 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %sub_ln1171_211, i32 2, i32 14"   --->   Operation 1041 'partselect' 'trunc_ln717_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1042 [1/1] (0.00ns)   --->   "%tmp_38 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_59, i5 0"   --->   Operation 1042 'bitconcatenate' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1043 [1/1] (0.00ns)   --->   "%sext_ln1171_980 = sext i13 %tmp_38"   --->   Operation 1043 'sext' 'sext_ln1171_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1044 [1/1] (1.53ns)   --->   "%sub_ln1171_650 = sub i14 %sext_ln1171_321, i14 %sext_ln1171_980"   --->   Operation 1044 'sub' 'sub_ln1171_650' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1045 [1/1] (0.00ns)   --->   "%trunc_ln717_384 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_650, i32 2, i32 13"   --->   Operation 1045 'partselect' 'trunc_ln717_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1046 [1/1] (0.00ns)   --->   "%shl_ln1171_158 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_59, i4 0"   --->   Operation 1046 'bitconcatenate' 'shl_ln1171_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1047 [1/1] (0.00ns)   --->   "%sext_ln1171_326 = sext i12 %shl_ln1171_158"   --->   Operation 1047 'sext' 'sext_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1048 [1/1] (1.54ns)   --->   "%add_ln1171_24 = add i13 %sext_ln1171_326, i13 %sext_ln1171_319"   --->   Operation 1048 'add' 'add_ln1171_24' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1049 [1/1] (0.00ns)   --->   "%trunc_ln717_385 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_24, i32 2, i32 12"   --->   Operation 1049 'partselect' 'trunc_ln717_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1050 [1/1] (5.28ns)   --->   "%mul_ln1171_91 = mul i14 %sext_ln1171_321, i14 16359"   --->   Operation 1050 'mul' 'mul_ln1171_91' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1051 [1/1] (0.00ns)   --->   "%trunc_ln717_386 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_91, i32 2, i32 13"   --->   Operation 1051 'partselect' 'trunc_ln717_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1052 [1/1] (1.48ns)   --->   "%add_ln1171_25 = add i12 %sext_ln1171_324, i12 %sext_ln1171_320"   --->   Operation 1052 'add' 'add_ln1171_25' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1053 [1/1] (0.00ns)   --->   "%trunc_ln717_387 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_25, i32 2, i32 11"   --->   Operation 1053 'partselect' 'trunc_ln717_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1054 [1/1] (0.00ns)   --->   "%trunc_ln717_388 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 690, i32 695"   --->   Operation 1054 'partselect' 'trunc_ln717_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1055 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 688, i32 695"   --->   Operation 1055 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1056 [1/1] (0.00ns)   --->   "%shl_ln1171_159 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_39, i1 0"   --->   Operation 1056 'bitconcatenate' 'shl_ln1171_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln1171_327 = sext i9 %shl_ln1171_159"   --->   Operation 1057 'sext' 'sext_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1058 [1/1] (1.36ns)   --->   "%sub_ln1171_212 = sub i10 0, i10 %sext_ln1171_327"   --->   Operation 1058 'sub' 'sub_ln1171_212' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1059 [1/1] (0.00ns)   --->   "%trunc_ln717_389 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_212, i32 2, i32 9"   --->   Operation 1059 'partselect' 'trunc_ln717_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1060 [1/1] (0.00ns)   --->   "%sext_ln38_51 = sext i8 %trunc_ln717_389" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1060 'sext' 'sext_ln38_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1061 [1/1] (0.00ns)   --->   "%trunc_ln38_60 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 696, i32 703" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1061 'partselect' 'trunc_ln38_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1062 [1/1] (0.00ns)   --->   "%sext_ln1171_328 = sext i8 %trunc_ln38_60"   --->   Operation 1062 'sext' 'sext_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1063 [1/1] (0.00ns)   --->   "%sext_ln1171_329 = sext i8 %trunc_ln38_60"   --->   Operation 1063 'sext' 'sext_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1064 [1/1] (0.00ns)   --->   "%sext_ln1171_330 = sext i8 %trunc_ln38_60"   --->   Operation 1064 'sext' 'sext_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1065 [1/1] (5.28ns)   --->   "%mul_ln1171_92 = mul i13 %sext_ln1171_330, i13 8179"   --->   Operation 1065 'mul' 'mul_ln1171_92' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1066 [1/1] (0.00ns)   --->   "%trunc_ln717_390 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_92, i32 2, i32 12"   --->   Operation 1066 'partselect' 'trunc_ln717_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1067 [1/1] (0.00ns)   --->   "%shl_ln1171_160 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_60, i5 0"   --->   Operation 1067 'bitconcatenate' 'shl_ln1171_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1068 [1/1] (0.00ns)   --->   "%sext_ln1171_331 = sext i13 %shl_ln1171_160"   --->   Operation 1068 'sext' 'sext_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1069 [1/1] (1.53ns)   --->   "%sub_ln1171_213 = sub i14 0, i14 %sext_ln1171_331"   --->   Operation 1069 'sub' 'sub_ln1171_213' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1070 [1/1] (0.00ns)   --->   "%trunc_ln717_391 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_213, i32 2, i32 13"   --->   Operation 1070 'partselect' 'trunc_ln717_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1071 [1/1] (5.28ns)   --->   "%mul_ln1171_93 = mul i14 %sext_ln1171_329, i14 16357"   --->   Operation 1071 'mul' 'mul_ln1171_93' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1072 [1/1] (0.00ns)   --->   "%trunc_ln717_392 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_93, i32 2, i32 13"   --->   Operation 1072 'partselect' 'trunc_ln717_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1073 [1/1] (0.00ns)   --->   "%trunc_ln717_393 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 698, i32 703"   --->   Operation 1073 'partselect' 'trunc_ln717_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1074 [1/1] (0.00ns)   --->   "%shl_ln1171_161 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_60, i3 0"   --->   Operation 1074 'bitconcatenate' 'shl_ln1171_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1075 [1/1] (0.00ns)   --->   "%sext_ln1171_332 = sext i11 %shl_ln1171_161"   --->   Operation 1075 'sext' 'sext_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1076 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_214 = sub i12 0, i12 %sext_ln1171_332"   --->   Operation 1076 'sub' 'sub_ln1171_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1077 [1/1] (0.00ns)   --->   "%shl_ln1171_162 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_60, i1 0"   --->   Operation 1077 'bitconcatenate' 'shl_ln1171_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1078 [1/1] (0.00ns)   --->   "%sext_ln1171_333 = sext i9 %shl_ln1171_162"   --->   Operation 1078 'sext' 'sext_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1079 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_215 = sub i12 %sub_ln1171_214, i12 %sext_ln1171_333"   --->   Operation 1079 'sub' 'sub_ln1171_215' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1080 [1/1] (0.00ns)   --->   "%trunc_ln717_394 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_215, i32 2, i32 11"   --->   Operation 1080 'partselect' 'trunc_ln717_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1081 [1/1] (0.00ns)   --->   "%shl_ln1171_163 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_60, i2 0"   --->   Operation 1081 'bitconcatenate' 'shl_ln1171_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1082 [1/1] (0.00ns)   --->   "%sext_ln1171_334 = sext i10 %shl_ln1171_163"   --->   Operation 1082 'sext' 'sext_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1083 [1/1] (1.41ns)   --->   "%sub_ln1171_216 = sub i11 %sext_ln1171_334, i11 %sext_ln1171_328"   --->   Operation 1083 'sub' 'sub_ln1171_216' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1084 [1/1] (0.00ns)   --->   "%trunc_ln717_395 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_216, i32 2, i32 10"   --->   Operation 1084 'partselect' 'trunc_ln717_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1085 [1/1] (0.00ns)   --->   "%sext_ln38_52 = sext i9 %trunc_ln717_395" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1085 'sext' 'sext_ln38_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1086 [1/1] (0.00ns)   --->   "%mult_V_705 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 704, i32 711" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1086 'partselect' 'mult_V_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1087 [1/1] (0.00ns)   --->   "%sext_ln42_3 = sext i8 %mult_V_705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1087 'sext' 'sext_ln42_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1088 [1/1] (0.00ns)   --->   "%sext_ln42_4 = sext i8 %mult_V_705" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1088 'sext' 'sext_ln42_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1089 [1/1] (1.30ns)   --->   "%sub_ln1171_217 = sub i9 0, i9 %sext_ln42_4"   --->   Operation 1089 'sub' 'sub_ln1171_217' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1090 [1/1] (0.00ns)   --->   "%trunc_ln717_396 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_217, i32 2, i32 8"   --->   Operation 1090 'partselect' 'trunc_ln717_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1091 [1/1] (0.00ns)   --->   "%sext_ln1171_1134 = sext i7 %trunc_ln717_396"   --->   Operation 1091 'sext' 'sext_ln1171_1134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1092 [1/1] (0.00ns)   --->   "%tmp_40 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_705, i2 0"   --->   Operation 1092 'bitconcatenate' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1093 [1/1] (0.00ns)   --->   "%sext_ln1171_981 = sext i10 %tmp_40"   --->   Operation 1093 'sext' 'sext_ln1171_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1094 [1/1] (1.41ns)   --->   "%sub_ln1171_651 = sub i11 %sext_ln42_3, i11 %sext_ln1171_981"   --->   Operation 1094 'sub' 'sub_ln1171_651' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1095 [1/1] (0.00ns)   --->   "%trunc_ln717_397 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_651, i32 2, i32 10"   --->   Operation 1095 'partselect' 'trunc_ln717_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1096 [1/1] (0.00ns)   --->   "%sext_ln38_53 = sext i9 %trunc_ln717_397" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1096 'sext' 'sext_ln38_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1097 [1/1] (0.00ns)   --->   "%trunc_ln38_61 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 712, i32 719" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1097 'partselect' 'trunc_ln38_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1098 [1/1] (0.00ns)   --->   "%sext_ln1171_336 = sext i8 %trunc_ln38_61"   --->   Operation 1098 'sext' 'sext_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1099 [1/1] (0.00ns)   --->   "%tmp_41 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_61, i4 0"   --->   Operation 1099 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1100 [1/1] (0.00ns)   --->   "%sext_ln1171_982 = sext i12 %tmp_41"   --->   Operation 1100 'sext' 'sext_ln1171_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1101 [1/1] (1.54ns)   --->   "%sub_ln1171_652 = sub i13 %sext_ln1171_336, i13 %sext_ln1171_982"   --->   Operation 1101 'sub' 'sub_ln1171_652' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1102 [1/1] (0.00ns)   --->   "%trunc_ln717_398 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_652, i32 2, i32 12"   --->   Operation 1102 'partselect' 'trunc_ln717_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1103 [1/1] (0.00ns)   --->   "%trunc_ln717_402 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 713, i32 719"   --->   Operation 1103 'partselect' 'trunc_ln717_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1104 [1/1] (0.00ns)   --->   "%trunc_ln717_403 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 721, i32 727"   --->   Operation 1104 'partselect' 'trunc_ln717_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1105 [1/1] (0.00ns)   --->   "%trunc_ln38_62 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 728, i32 735" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1105 'partselect' 'trunc_ln38_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1106 [1/1] (0.00ns)   --->   "%sext_ln717_85 = sext i8 %trunc_ln38_62"   --->   Operation 1106 'sext' 'sext_ln717_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1107 [1/1] (0.00ns)   --->   "%sext_ln717_86 = sext i8 %trunc_ln38_62"   --->   Operation 1107 'sext' 'sext_ln717_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1108 [1/1] (0.00ns)   --->   "%trunc_ln717_404 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 729, i32 735"   --->   Operation 1108 'partselect' 'trunc_ln717_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1109 [1/1] (0.00ns)   --->   "%shl_ln1171_166 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_62, i2 0"   --->   Operation 1109 'bitconcatenate' 'shl_ln1171_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1110 [1/1] (0.00ns)   --->   "%sext_ln1171_339 = sext i10 %shl_ln1171_166"   --->   Operation 1110 'sext' 'sext_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1111 [1/1] (1.41ns)   --->   "%sub_ln1171_221 = sub i11 %sext_ln1171_339, i11 %sext_ln717_86"   --->   Operation 1111 'sub' 'sub_ln1171_221' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1112 [1/1] (0.00ns)   --->   "%trunc_ln717_405 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_221, i32 2, i32 10"   --->   Operation 1112 'partselect' 'trunc_ln717_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1113 [1/1] (1.30ns)   --->   "%sub_ln1171_222 = sub i9 0, i9 %sext_ln717_85"   --->   Operation 1113 'sub' 'sub_ln1171_222' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1114 [1/1] (0.00ns)   --->   "%trunc_ln717_406 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_222, i32 2, i32 8"   --->   Operation 1114 'partselect' 'trunc_ln717_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1115 [1/1] (0.00ns)   --->   "%trunc_ln38_63 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 736, i32 743" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1115 'partselect' 'trunc_ln38_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1116 [1/1] (0.00ns)   --->   "%sext_ln717_87 = sext i8 %trunc_ln38_63"   --->   Operation 1116 'sext' 'sext_ln717_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln717_88 = sext i8 %trunc_ln38_63"   --->   Operation 1117 'sext' 'sext_ln717_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1118 [1/1] (0.00ns)   --->   "%trunc_ln717_407 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 738, i32 743"   --->   Operation 1118 'partselect' 'trunc_ln717_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1119 [1/1] (0.00ns)   --->   "%trunc_ln717_408 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 737, i32 743"   --->   Operation 1119 'partselect' 'trunc_ln717_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1120 [1/1] (1.30ns)   --->   "%sub_ln1171_223 = sub i9 0, i9 %sext_ln717_88"   --->   Operation 1120 'sub' 'sub_ln1171_223' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln717_409 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_223, i32 2, i32 8"   --->   Operation 1121 'partselect' 'trunc_ln717_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1122 [1/1] (0.00ns)   --->   "%tmp_42 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_63, i2 0"   --->   Operation 1122 'bitconcatenate' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1123 [1/1] (0.00ns)   --->   "%sext_ln1171_983 = sext i10 %tmp_42"   --->   Operation 1123 'sext' 'sext_ln1171_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1124 [1/1] (1.41ns)   --->   "%sub_ln1171_653 = sub i11 %sext_ln717_87, i11 %sext_ln1171_983"   --->   Operation 1124 'sub' 'sub_ln1171_653' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1125 [1/1] (0.00ns)   --->   "%trunc_ln717_410 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_653, i32 2, i32 10"   --->   Operation 1125 'partselect' 'trunc_ln717_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1126 [1/1] (0.00ns)   --->   "%trunc_ln38_64 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 744, i32 751" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1126 'partselect' 'trunc_ln38_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1127 [1/1] (0.00ns)   --->   "%sext_ln1171_340 = sext i8 %trunc_ln38_64"   --->   Operation 1127 'sext' 'sext_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1128 [1/1] (0.00ns)   --->   "%sext_ln1171_341 = sext i8 %trunc_ln38_64"   --->   Operation 1128 'sext' 'sext_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1129 [1/1] (5.28ns)   --->   "%mul_ln1171_94 = mul i15 %sext_ln1171_341, i15 41"   --->   Operation 1129 'mul' 'mul_ln1171_94' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1130 [1/1] (0.00ns)   --->   "%trunc_ln717_411 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_94, i32 2, i32 14"   --->   Operation 1130 'partselect' 'trunc_ln717_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1131 [1/1] (1.30ns)   --->   "%sub_ln1171_224 = sub i9 0, i9 %sext_ln1171_340"   --->   Operation 1131 'sub' 'sub_ln1171_224' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1132 [1/1] (0.00ns)   --->   "%trunc_ln717_412 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_224, i32 2, i32 8"   --->   Operation 1132 'partselect' 'trunc_ln717_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1133 [1/1] (0.00ns)   --->   "%trunc_ln717_413 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 746, i32 751"   --->   Operation 1133 'partselect' 'trunc_ln717_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1134 [1/1] (0.00ns)   --->   "%trunc_ln38_65 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 752, i32 759" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1134 'partselect' 'trunc_ln38_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1135 [1/1] (0.00ns)   --->   "%sext_ln1171_342 = sext i8 %trunc_ln38_65"   --->   Operation 1135 'sext' 'sext_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1136 [1/1] (0.00ns)   --->   "%sext_ln1171_343 = sext i8 %trunc_ln38_65"   --->   Operation 1136 'sext' 'sext_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1137 [1/1] (0.00ns)   --->   "%sext_ln1171_344 = sext i8 %trunc_ln38_65"   --->   Operation 1137 'sext' 'sext_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1138 [1/1] (5.28ns)   --->   "%mul_ln1171_95 = mul i14 %sext_ln1171_344, i14 16361"   --->   Operation 1138 'mul' 'mul_ln1171_95' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1139 [1/1] (0.00ns)   --->   "%trunc_ln717_415 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_95, i32 2, i32 13"   --->   Operation 1139 'partselect' 'trunc_ln717_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1140 [1/1] (5.28ns)   --->   "%mul_ln1171_96 = mul i15 %sext_ln1171_343, i15 32725"   --->   Operation 1140 'mul' 'mul_ln1171_96' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln717_417 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_96, i32 2, i32 14"   --->   Operation 1141 'partselect' 'trunc_ln717_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1142 [1/1] (0.00ns)   --->   "%shl_ln1171_168 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_65, i5 0"   --->   Operation 1142 'bitconcatenate' 'shl_ln1171_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1143 [1/1] (0.00ns)   --->   "%sext_ln1171_347 = sext i13 %shl_ln1171_168"   --->   Operation 1143 'sext' 'sext_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1144 [1/1] (0.00ns)   --->   "%shl_ln1171_169 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_65, i1 0"   --->   Operation 1144 'bitconcatenate' 'shl_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1145 [1/1] (0.00ns)   --->   "%sext_ln1171_348 = sext i9 %shl_ln1171_169"   --->   Operation 1145 'sext' 'sext_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1146 [1/1] (1.53ns)   --->   "%add_ln1171_26 = add i14 %sext_ln1171_347, i14 %sext_ln1171_348"   --->   Operation 1146 'add' 'add_ln1171_26' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1147 [1/1] (0.00ns)   --->   "%trunc_ln717_418 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln1171_26, i32 2, i32 13"   --->   Operation 1147 'partselect' 'trunc_ln717_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1148 [1/1] (1.30ns)   --->   "%sub_ln1171_226 = sub i9 0, i9 %sext_ln1171_342"   --->   Operation 1148 'sub' 'sub_ln1171_226' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1149 [1/1] (0.00ns)   --->   "%trunc_ln717_419 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_226, i32 2, i32 8"   --->   Operation 1149 'partselect' 'trunc_ln717_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1150 [1/1] (0.00ns)   --->   "%trunc_ln38_66 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 760, i32 767" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1150 'partselect' 'trunc_ln38_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1151 [1/1] (0.00ns)   --->   "%sext_ln1171_349 = sext i8 %trunc_ln38_66"   --->   Operation 1151 'sext' 'sext_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1152 [1/1] (0.00ns)   --->   "%shl_ln1171_170 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_66, i4 0"   --->   Operation 1152 'bitconcatenate' 'shl_ln1171_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1153 [1/1] (0.00ns)   --->   "%sext_ln1171_350 = sext i12 %shl_ln1171_170"   --->   Operation 1153 'sext' 'sext_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1154 [1/1] (0.00ns)   --->   "%shl_ln1171_171 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_66, i2 0"   --->   Operation 1154 'bitconcatenate' 'shl_ln1171_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1155 [1/1] (0.00ns)   --->   "%sext_ln1171_351 = sext i10 %shl_ln1171_171"   --->   Operation 1155 'sext' 'sext_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1156 [1/1] (0.00ns)   --->   "%sext_ln1171_352 = sext i10 %shl_ln1171_171"   --->   Operation 1156 'sext' 'sext_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1157 [1/1] (1.54ns)   --->   "%sub_ln1171_227 = sub i13 %sext_ln1171_352, i13 %sext_ln1171_350"   --->   Operation 1157 'sub' 'sub_ln1171_227' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1158 [1/1] (0.00ns)   --->   "%trunc_ln717_420 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_227, i32 2, i32 12"   --->   Operation 1158 'partselect' 'trunc_ln717_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1159 [1/1] (0.00ns)   --->   "%trunc_ln717_421 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 761, i32 767"   --->   Operation 1159 'partselect' 'trunc_ln717_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1160 [1/1] (1.41ns)   --->   "%add_ln1171_27 = add i11 %sext_ln1171_351, i11 %sext_ln1171_349"   --->   Operation 1160 'add' 'add_ln1171_27' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1161 [1/1] (0.00ns)   --->   "%trunc_ln717_422 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_27, i32 2, i32 10"   --->   Operation 1161 'partselect' 'trunc_ln717_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1162 [1/1] (0.00ns)   --->   "%shl_ln1171_172 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_66, i1 0"   --->   Operation 1162 'bitconcatenate' 'shl_ln1171_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1163 [1/1] (0.00ns)   --->   "%sext_ln1171_353 = sext i9 %shl_ln1171_172"   --->   Operation 1163 'sext' 'sext_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1164 [1/1] (1.54ns)   --->   "%sub_ln1171_228 = sub i13 %sext_ln1171_353, i13 %sext_ln1171_350"   --->   Operation 1164 'sub' 'sub_ln1171_228' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1165 [1/1] (0.00ns)   --->   "%trunc_ln717_423 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_228, i32 2, i32 12"   --->   Operation 1165 'partselect' 'trunc_ln717_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1166 [1/1] (0.00ns)   --->   "%trunc_ln38_67 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 768, i32 775" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1166 'partselect' 'trunc_ln38_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1167 [1/1] (0.00ns)   --->   "%sext_ln1171_354 = sext i8 %trunc_ln38_67"   --->   Operation 1167 'sext' 'sext_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1168 [1/1] (0.00ns)   --->   "%sext_ln1171_355 = sext i8 %trunc_ln38_67"   --->   Operation 1168 'sext' 'sext_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1169 [1/1] (0.00ns)   --->   "%sext_ln1171_356 = sext i8 %trunc_ln38_67"   --->   Operation 1169 'sext' 'sext_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1170 [1/1] (5.28ns)   --->   "%mul_ln1171_97 = mul i13 %sext_ln1171_355, i13 8181"   --->   Operation 1170 'mul' 'mul_ln1171_97' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1171 [1/1] (0.00ns)   --->   "%trunc_ln717_426 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_97, i32 2, i32 12"   --->   Operation 1171 'partselect' 'trunc_ln717_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1172 [1/1] (5.28ns)   --->   "%mul_ln1171_98 = mul i14 %sext_ln1171_354, i14 21"   --->   Operation 1172 'mul' 'mul_ln1171_98' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1173 [1/1] (0.00ns)   --->   "%trunc_ln717_427 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_98, i32 2, i32 13"   --->   Operation 1173 'partselect' 'trunc_ln717_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1174 [1/1] (0.00ns)   --->   "%tmp_44 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_67, i2 0"   --->   Operation 1174 'bitconcatenate' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1175 [1/1] (0.00ns)   --->   "%sext_ln1171_985 = sext i10 %tmp_44"   --->   Operation 1175 'sext' 'sext_ln1171_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1176 [1/1] (1.41ns)   --->   "%sub_ln1171_655 = sub i11 %sext_ln1171_356, i11 %sext_ln1171_985"   --->   Operation 1176 'sub' 'sub_ln1171_655' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1177 [1/1] (0.00ns)   --->   "%trunc_ln717_428 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_655, i32 2, i32 10"   --->   Operation 1177 'partselect' 'trunc_ln717_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1178 [1/1] (0.00ns)   --->   "%trunc_ln38_68 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 776, i32 783" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1178 'partselect' 'trunc_ln38_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1179 [1/1] (0.00ns)   --->   "%sext_ln1171_359 = sext i8 %trunc_ln38_68"   --->   Operation 1179 'sext' 'sext_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1180 [1/1] (0.00ns)   --->   "%sext_ln1171_360 = sext i8 %trunc_ln38_68"   --->   Operation 1180 'sext' 'sext_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1181 [1/1] (0.00ns)   --->   "%shl_ln1171_174 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_68, i3 0"   --->   Operation 1181 'bitconcatenate' 'shl_ln1171_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1182 [1/1] (0.00ns)   --->   "%sext_ln1171_361 = sext i11 %shl_ln1171_174"   --->   Operation 1182 'sext' 'sext_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_231 = sub i12 0, i12 %sext_ln1171_361"   --->   Operation 1183 'sub' 'sub_ln1171_231' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1184 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_232 = sub i12 %sub_ln1171_231, i12 %sext_ln1171_360"   --->   Operation 1184 'sub' 'sub_ln1171_232' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1185 [1/1] (0.00ns)   --->   "%trunc_ln717_429 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_232, i32 2, i32 11"   --->   Operation 1185 'partselect' 'trunc_ln717_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1186 [1/1] (5.28ns)   --->   "%mul_ln1171_99 = mul i15 %sext_ln1171_359, i15 32715"   --->   Operation 1186 'mul' 'mul_ln1171_99' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1187 [1/1] (0.00ns)   --->   "%trunc_ln717_430 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_99, i32 2, i32 14"   --->   Operation 1187 'partselect' 'trunc_ln717_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1188 [1/1] (5.28ns)   --->   "%mul_ln1171_100 = mul i15 %sext_ln1171_359, i15 32723"   --->   Operation 1188 'mul' 'mul_ln1171_100' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln717_431 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_100, i32 2, i32 14"   --->   Operation 1189 'partselect' 'trunc_ln717_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1190 [1/1] (0.00ns)   --->   "%shl_ln1171_175 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_68, i1 0"   --->   Operation 1190 'bitconcatenate' 'shl_ln1171_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1191 [1/1] (0.00ns)   --->   "%sext_ln1171_362 = sext i9 %shl_ln1171_175"   --->   Operation 1191 'sext' 'sext_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1192 [1/1] (1.48ns)   --->   "%sub_ln1171_233 = sub i12 %sext_ln1171_361, i12 %sext_ln1171_362"   --->   Operation 1192 'sub' 'sub_ln1171_233' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1193 [1/1] (0.00ns)   --->   "%trunc_ln717_432 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_233, i32 2, i32 11"   --->   Operation 1193 'partselect' 'trunc_ln717_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1194 [1/1] (0.00ns)   --->   "%shl_ln1171_176 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_68, i2 0"   --->   Operation 1194 'bitconcatenate' 'shl_ln1171_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1195 [1/1] (0.00ns)   --->   "%sext_ln1171_363 = sext i10 %shl_ln1171_176"   --->   Operation 1195 'sext' 'sext_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1196 [1/1] (1.41ns)   --->   "%sub_ln1171_234 = sub i11 0, i11 %sext_ln1171_363"   --->   Operation 1196 'sub' 'sub_ln1171_234' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1197 [1/1] (0.00ns)   --->   "%trunc_ln717_433 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_234, i32 2, i32 10"   --->   Operation 1197 'partselect' 'trunc_ln717_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1198 [1/1] (1.48ns)   --->   "%add_ln1171_28 = add i12 %sext_ln1171_361, i12 %sext_ln1171_360"   --->   Operation 1198 'add' 'add_ln1171_28' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1199 [1/1] (0.00ns)   --->   "%trunc_ln717_434 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_28, i32 2, i32 11"   --->   Operation 1199 'partselect' 'trunc_ln717_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1200 [1/1] (0.00ns)   --->   "%trunc_ln717_435 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 786, i32 791"   --->   Operation 1200 'partselect' 'trunc_ln717_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1201 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 784, i32 791"   --->   Operation 1201 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1202 [1/1] (0.00ns)   --->   "%shl_ln1171_177 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_45, i1 0"   --->   Operation 1202 'bitconcatenate' 'shl_ln1171_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1203 [1/1] (0.00ns)   --->   "%sext_ln1171_364 = sext i9 %shl_ln1171_177"   --->   Operation 1203 'sext' 'sext_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1204 [1/1] (1.36ns)   --->   "%sub_ln1171_235 = sub i10 0, i10 %sext_ln1171_364"   --->   Operation 1204 'sub' 'sub_ln1171_235' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1205 [1/1] (0.00ns)   --->   "%trunc_ln717_436 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_235, i32 2, i32 9"   --->   Operation 1205 'partselect' 'trunc_ln717_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1206 [1/1] (0.00ns)   --->   "%trunc_ln38_69 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 792, i32 799" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1206 'partselect' 'trunc_ln38_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1207 [1/1] (0.00ns)   --->   "%sext_ln1171_365 = sext i8 %trunc_ln38_69"   --->   Operation 1207 'sext' 'sext_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1208 [1/1] (0.00ns)   --->   "%sext_ln1171_366 = sext i8 %trunc_ln38_69"   --->   Operation 1208 'sext' 'sext_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1209 [1/1] (0.00ns)   --->   "%tmp_46 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_69, i3 0"   --->   Operation 1209 'bitconcatenate' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1210 [1/1] (0.00ns)   --->   "%sext_ln1171_986 = sext i11 %tmp_46"   --->   Operation 1210 'sext' 'sext_ln1171_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1211 [1/1] (1.48ns)   --->   "%sub_ln1171_656 = sub i12 %sext_ln1171_366, i12 %sext_ln1171_986"   --->   Operation 1211 'sub' 'sub_ln1171_656' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1212 [1/1] (0.00ns)   --->   "%trunc_ln717_437 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_656, i32 2, i32 11"   --->   Operation 1212 'partselect' 'trunc_ln717_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1213 [1/1] (0.00ns)   --->   "%shl_ln1171_178 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_69, i2 0"   --->   Operation 1213 'bitconcatenate' 'shl_ln1171_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1214 [1/1] (0.00ns)   --->   "%sext_ln1171_367 = sext i10 %shl_ln1171_178"   --->   Operation 1214 'sext' 'sext_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1215 [1/1] (0.00ns)   --->   "%sext_ln1171_368 = sext i10 %shl_ln1171_178"   --->   Operation 1215 'sext' 'sext_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_236 = sub i11 0, i11 %sext_ln1171_368"   --->   Operation 1216 'sub' 'sub_ln1171_236' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1217 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_237 = sub i11 %sub_ln1171_236, i11 %sext_ln1171_365"   --->   Operation 1217 'sub' 'sub_ln1171_237' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1218 [1/1] (0.00ns)   --->   "%trunc_ln717_438 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_237, i32 2, i32 10"   --->   Operation 1218 'partselect' 'trunc_ln717_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1219 [1/1] (1.48ns)   --->   "%sub_ln1171_238 = sub i12 0, i12 %sext_ln1171_986"   --->   Operation 1219 'sub' 'sub_ln1171_238' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln717_439 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_238, i32 2, i32 11"   --->   Operation 1220 'partselect' 'trunc_ln717_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1221 [1/1] (0.00ns)   --->   "%shl_ln1171_179 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_69, i4 0"   --->   Operation 1221 'bitconcatenate' 'shl_ln1171_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1222 [1/1] (0.00ns)   --->   "%sext_ln1171_370 = sext i12 %shl_ln1171_179"   --->   Operation 1222 'sext' 'sext_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1223 [1/1] (1.54ns)   --->   "%sub_ln1171_239 = sub i13 %sext_ln1171_367, i13 %sext_ln1171_370"   --->   Operation 1223 'sub' 'sub_ln1171_239' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1224 [1/1] (0.00ns)   --->   "%trunc_ln717_440 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_239, i32 2, i32 12"   --->   Operation 1224 'partselect' 'trunc_ln717_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1225 [1/1] (0.00ns)   --->   "%shl_ln1171_180 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_69, i1 0"   --->   Operation 1225 'bitconcatenate' 'shl_ln1171_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1226 [1/1] (0.00ns)   --->   "%sext_ln1171_371 = sext i9 %shl_ln1171_180"   --->   Operation 1226 'sext' 'sext_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1227 [1/1] (1.36ns)   --->   "%sub_ln1171_241 = sub i10 0, i10 %sext_ln1171_371"   --->   Operation 1227 'sub' 'sub_ln1171_241' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1228 [1/1] (0.00ns)   --->   "%trunc_ln717_442 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_241, i32 2, i32 9"   --->   Operation 1228 'partselect' 'trunc_ln717_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1229 [1/1] (0.00ns)   --->   "%sext_ln1171_1153 = sext i8 %trunc_ln717_442"   --->   Operation 1229 'sext' 'sext_ln1171_1153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1230 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 800, i32 807"   --->   Operation 1230 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1231 [1/1] (0.00ns)   --->   "%shl_ln1171_181 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_47, i1 0"   --->   Operation 1231 'bitconcatenate' 'shl_ln1171_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1232 [1/1] (0.00ns)   --->   "%sext_ln1171_373 = sext i9 %shl_ln1171_181"   --->   Operation 1232 'sext' 'sext_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1233 [1/1] (1.36ns)   --->   "%sub_ln1171_242 = sub i10 0, i10 %sext_ln1171_373"   --->   Operation 1233 'sub' 'sub_ln1171_242' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln717_443 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_242, i32 2, i32 9"   --->   Operation 1234 'partselect' 'trunc_ln717_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1235 [1/1] (0.00ns)   --->   "%sext_ln38_61 = sext i8 %trunc_ln717_443" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1235 'sext' 'sext_ln38_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1236 [1/1] (0.00ns)   --->   "%trunc_ln38_70 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 808, i32 815" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1236 'partselect' 'trunc_ln38_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln717_447 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 810, i32 815"   --->   Operation 1237 'partselect' 'trunc_ln717_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1238 [1/1] (0.00ns)   --->   "%trunc_ln38_71 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 816, i32 823" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1238 'partselect' 'trunc_ln38_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1239 [1/1] (0.00ns)   --->   "%sext_ln1171_378 = sext i8 %trunc_ln38_71"   --->   Operation 1239 'sext' 'sext_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1240 [1/1] (0.00ns)   --->   "%sext_ln1171_379 = sext i8 %trunc_ln38_71"   --->   Operation 1240 'sext' 'sext_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1241 [1/1] (0.00ns)   --->   "%shl_ln1171_184 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_71, i2 0"   --->   Operation 1241 'bitconcatenate' 'shl_ln1171_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1242 [1/1] (0.00ns)   --->   "%sext_ln1171_380 = sext i10 %shl_ln1171_184"   --->   Operation 1242 'sext' 'sext_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1243 [1/1] (1.41ns)   --->   "%sub_ln1171_246 = sub i11 %sext_ln1171_380, i11 %sext_ln1171_379"   --->   Operation 1243 'sub' 'sub_ln1171_246' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1244 [1/1] (0.00ns)   --->   "%trunc_ln717_448 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_246, i32 2, i32 10"   --->   Operation 1244 'partselect' 'trunc_ln717_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1245 [1/1] (1.30ns)   --->   "%sub_ln1171_247 = sub i9 0, i9 %sext_ln1171_378"   --->   Operation 1245 'sub' 'sub_ln1171_247' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1246 [1/1] (0.00ns)   --->   "%trunc_ln717_449 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_247, i32 2, i32 8"   --->   Operation 1246 'partselect' 'trunc_ln717_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1247 [1/1] (0.00ns)   --->   "%sext_ln38_62 = sext i7 %trunc_ln717_449" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1247 'sext' 'sext_ln38_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1248 [1/1] (0.00ns)   --->   "%trunc_ln38_72 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 824, i32 831" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1248 'partselect' 'trunc_ln38_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1249 [1/1] (0.00ns)   --->   "%sext_ln1171_381 = sext i8 %trunc_ln38_72"   --->   Operation 1249 'sext' 'sext_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1250 [1/1] (1.30ns)   --->   "%sub_ln1171_248 = sub i9 0, i9 %sext_ln1171_381"   --->   Operation 1250 'sub' 'sub_ln1171_248' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1251 [1/1] (0.00ns)   --->   "%trunc_ln717_450 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_248, i32 2, i32 8"   --->   Operation 1251 'partselect' 'trunc_ln717_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1252 [1/1] (0.00ns)   --->   "%trunc_ln717_451 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 826, i32 831"   --->   Operation 1252 'partselect' 'trunc_ln717_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1253 [1/1] (0.00ns)   --->   "%trunc_ln717_452 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 825, i32 831"   --->   Operation 1253 'partselect' 'trunc_ln717_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1254 [1/1] (0.00ns)   --->   "%trunc_ln38_73 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 832, i32 839" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1254 'partselect' 'trunc_ln38_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1255 [1/1] (0.00ns)   --->   "%sext_ln717_101 = sext i8 %trunc_ln38_73"   --->   Operation 1255 'sext' 'sext_ln717_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1256 [1/1] (0.00ns)   --->   "%sext_ln717_102 = sext i8 %trunc_ln38_73"   --->   Operation 1256 'sext' 'sext_ln717_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1257 [1/1] (0.00ns)   --->   "%trunc_ln717_453 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 834, i32 839"   --->   Operation 1257 'partselect' 'trunc_ln717_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1258 [1/1] (1.30ns)   --->   "%sub_ln1171_249 = sub i9 0, i9 %sext_ln717_102"   --->   Operation 1258 'sub' 'sub_ln1171_249' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1259 [1/1] (0.00ns)   --->   "%trunc_ln717_454 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_249, i32 2, i32 8"   --->   Operation 1259 'partselect' 'trunc_ln717_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1260 [1/1] (0.00ns)   --->   "%shl_ln1171_185 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_73, i2 0"   --->   Operation 1260 'bitconcatenate' 'shl_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1261 [1/1] (0.00ns)   --->   "%sext_ln1171_382 = sext i10 %shl_ln1171_185"   --->   Operation 1261 'sext' 'sext_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1262 [1/1] (1.41ns)   --->   "%sub_ln1171_250 = sub i11 %sext_ln1171_382, i11 %sext_ln717_101"   --->   Operation 1262 'sub' 'sub_ln1171_250' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1263 [1/1] (0.00ns)   --->   "%trunc_ln717_455 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_250, i32 2, i32 10"   --->   Operation 1263 'partselect' 'trunc_ln717_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1264 [1/1] (0.00ns)   --->   "%sext_ln38_63 = sext i9 %trunc_ln717_455" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1264 'sext' 'sext_ln38_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1265 [1/1] (0.00ns)   --->   "%mult_V_846 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 840, i32 847" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1265 'partselect' 'mult_V_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1266 [1/1] (0.00ns)   --->   "%sext_ln717_103 = sext i8 %mult_V_846"   --->   Operation 1266 'sext' 'sext_ln717_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1267 [1/1] (0.00ns)   --->   "%trunc_ln717_456 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 841, i32 847"   --->   Operation 1267 'partselect' 'trunc_ln717_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1268 [1/1] (5.28ns)   --->   "%mul_ln1171_101 = mul i13 %sext_ln717_103, i13 8181"   --->   Operation 1268 'mul' 'mul_ln1171_101' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1269 [1/1] (0.00ns)   --->   "%trunc_ln717_457 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_101, i32 2, i32 12"   --->   Operation 1269 'partselect' 'trunc_ln717_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1270 [1/1] (0.00ns)   --->   "%shl_ln1171_186 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_846, i1 0"   --->   Operation 1270 'bitconcatenate' 'shl_ln1171_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1271 [1/1] (0.00ns)   --->   "%sext_ln1171_383 = sext i9 %shl_ln1171_186"   --->   Operation 1271 'sext' 'sext_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1272 [1/1] (0.00ns)   --->   "%sext_ln1171_384 = sext i9 %shl_ln1171_186"   --->   Operation 1272 'sext' 'sext_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1273 [1/1] (1.36ns)   --->   "%sub_ln1171_251 = sub i10 0, i10 %sext_ln1171_384"   --->   Operation 1273 'sub' 'sub_ln1171_251' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1274 [1/1] (0.00ns)   --->   "%trunc_ln717_458 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_251, i32 2, i32 9"   --->   Operation 1274 'partselect' 'trunc_ln717_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1275 [1/1] (0.00ns)   --->   "%shl_ln1171_187 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_846, i3 0"   --->   Operation 1275 'bitconcatenate' 'shl_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1276 [1/1] (0.00ns)   --->   "%sext_ln1171_385 = sext i11 %shl_ln1171_187"   --->   Operation 1276 'sext' 'sext_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1277 [1/1] (1.48ns)   --->   "%sub_ln1171_252 = sub i12 %sext_ln1171_383, i12 %sext_ln1171_385"   --->   Operation 1277 'sub' 'sub_ln1171_252' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1278 [1/1] (0.00ns)   --->   "%trunc_ln717_459 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_252, i32 2, i32 11"   --->   Operation 1278 'partselect' 'trunc_ln717_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1279 [1/1] (0.00ns)   --->   "%sext_ln717_105 = sext i8 %mult_V_846"   --->   Operation 1279 'sext' 'sext_ln717_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1280 [1/1] (0.00ns)   --->   "%trunc_ln38_74 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 848, i32 855" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1280 'partselect' 'trunc_ln38_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1281 [1/1] (0.00ns)   --->   "%sext_ln1171_386 = sext i8 %trunc_ln38_74"   --->   Operation 1281 'sext' 'sext_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1282 [1/1] (0.00ns)   --->   "%shl_ln1171_188 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_74, i1 0"   --->   Operation 1282 'bitconcatenate' 'shl_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1283 [1/1] (0.00ns)   --->   "%sext_ln1171_387 = sext i9 %shl_ln1171_188"   --->   Operation 1283 'sext' 'sext_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1284 [1/1] (1.36ns)   --->   "%sub_ln1171_253 = sub i10 0, i10 %sext_ln1171_387"   --->   Operation 1284 'sub' 'sub_ln1171_253' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1285 [1/1] (0.00ns)   --->   "%trunc_ln717_460 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_253, i32 2, i32 9"   --->   Operation 1285 'partselect' 'trunc_ln717_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1286 [1/1] (5.28ns)   --->   "%mul_ln1171_102 = mul i13 %sext_ln1171_386, i13 8181"   --->   Operation 1286 'mul' 'mul_ln1171_102' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1287 [1/1] (0.00ns)   --->   "%trunc_ln717_461 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_102, i32 2, i32 12"   --->   Operation 1287 'partselect' 'trunc_ln717_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1288 [1/1] (0.00ns)   --->   "%trunc_ln717_462 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 850, i32 855"   --->   Operation 1288 'partselect' 'trunc_ln717_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1289 [1/1] (0.00ns)   --->   "%mult_V_858 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 856, i32 863" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1289 'partselect' 'mult_V_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1290 [1/1] (0.00ns)   --->   "%sext_ln717_107 = sext i8 %mult_V_858"   --->   Operation 1290 'sext' 'sext_ln717_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1291 [1/1] (0.00ns)   --->   "%sext_ln717_108 = sext i8 %mult_V_858"   --->   Operation 1291 'sext' 'sext_ln717_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1292 [1/1] (0.00ns)   --->   "%sext_ln717_109 = sext i8 %mult_V_858"   --->   Operation 1292 'sext' 'sext_ln717_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1293 [1/1] (0.00ns)   --->   "%shl_ln717_6 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_858, i1 0"   --->   Operation 1293 'bitconcatenate' 'shl_ln717_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1294 [1/1] (0.00ns)   --->   "%shl_ln1171_189 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_858, i2 0"   --->   Operation 1294 'bitconcatenate' 'shl_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1295 [1/1] (0.00ns)   --->   "%sext_ln1171_389 = sext i10 %shl_ln1171_189"   --->   Operation 1295 'sext' 'sext_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1296 [1/1] (1.41ns)   --->   "%add_ln1171_29 = add i11 %sext_ln1171_389, i11 %sext_ln717_108"   --->   Operation 1296 'add' 'add_ln1171_29' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1297 [1/1] (0.00ns)   --->   "%trunc_ln717_463 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_29, i32 2, i32 10"   --->   Operation 1297 'partselect' 'trunc_ln717_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1298 [1/1] (0.00ns)   --->   "%sext_ln42_29 = sext i9 %trunc_ln717_463" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1298 'sext' 'sext_ln42_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1299 [1/1] (0.00ns)   --->   "%shl_ln1171_190 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_858, i3 0"   --->   Operation 1299 'bitconcatenate' 'shl_ln1171_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1300 [1/1] (0.00ns)   --->   "%sext_ln1171_390 = sext i11 %shl_ln1171_190"   --->   Operation 1300 'sext' 'sext_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1301 [1/1] (0.00ns)   --->   "%sext_ln1171_391 = sext i9 %shl_ln717_6"   --->   Operation 1301 'sext' 'sext_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1302 [1/1] (1.48ns)   --->   "%sub_ln1171_254 = sub i12 %sext_ln1171_390, i12 %sext_ln1171_391"   --->   Operation 1302 'sub' 'sub_ln1171_254' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1303 [1/1] (0.00ns)   --->   "%trunc_ln717_464 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_254, i32 2, i32 11"   --->   Operation 1303 'partselect' 'trunc_ln717_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1304 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_255 = sub i12 0, i12 %sext_ln1171_390"   --->   Operation 1304 'sub' 'sub_ln1171_255' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1305 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_256 = sub i12 %sub_ln1171_255, i12 %sext_ln717_107"   --->   Operation 1305 'sub' 'sub_ln1171_256' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1306 [1/1] (0.00ns)   --->   "%trunc_ln717_465 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_256, i32 2, i32 11"   --->   Operation 1306 'partselect' 'trunc_ln717_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1307 [1/1] (0.00ns)   --->   "%mult_V_866 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 864, i32 871" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1307 'partselect' 'mult_V_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1308 [1/1] (0.00ns)   --->   "%sext_ln1171_392 = sext i8 %mult_V_866"   --->   Operation 1308 'sext' 'sext_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1309 [1/1] (0.00ns)   --->   "%sext_ln1171_393 = sext i8 %mult_V_866"   --->   Operation 1309 'sext' 'sext_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1310 [1/1] (5.28ns)   --->   "%mul_ln1171_103 = mul i14 %sext_ln1171_393, i14 21"   --->   Operation 1310 'mul' 'mul_ln1171_103' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1311 [1/1] (0.00ns)   --->   "%trunc_ln717_466 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_103, i32 2, i32 13"   --->   Operation 1311 'partselect' 'trunc_ln717_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1312 [1/1] (0.00ns)   --->   "%shl_ln1171_191 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_866, i2 0"   --->   Operation 1312 'bitconcatenate' 'shl_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1313 [1/1] (0.00ns)   --->   "%sext_ln1171_394 = sext i10 %shl_ln1171_191"   --->   Operation 1313 'sext' 'sext_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1314 [1/1] (1.41ns)   --->   "%sub_ln1171_257 = sub i11 0, i11 %sext_ln1171_394"   --->   Operation 1314 'sub' 'sub_ln1171_257' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1315 [1/1] (0.00ns)   --->   "%trunc_ln717_467 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_257, i32 2, i32 10"   --->   Operation 1315 'partselect' 'trunc_ln717_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1316 [1/1] (0.00ns)   --->   "%sext_ln42_31 = sext i9 %trunc_ln717_467" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1316 'sext' 'sext_ln42_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1317 [1/1] (0.00ns)   --->   "%shl_ln1171_192 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_866, i1 0"   --->   Operation 1317 'bitconcatenate' 'shl_ln1171_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1318 [1/1] (0.00ns)   --->   "%sext_ln1171_395 = sext i9 %shl_ln1171_192"   --->   Operation 1318 'sext' 'sext_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1319 [1/1] (0.00ns)   --->   "%sext_ln1171_396 = sext i9 %shl_ln1171_192"   --->   Operation 1319 'sext' 'sext_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1320 [1/1] (1.36ns)   --->   "%sub_ln1171_258 = sub i10 0, i10 %sext_ln1171_396"   --->   Operation 1320 'sub' 'sub_ln1171_258' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1321 [1/1] (0.00ns)   --->   "%trunc_ln717_468 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_258, i32 2, i32 9"   --->   Operation 1321 'partselect' 'trunc_ln717_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1322 [1/1] (0.00ns)   --->   "%shl_ln1171_193 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_866, i4 0"   --->   Operation 1322 'bitconcatenate' 'shl_ln1171_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1323 [1/1] (0.00ns)   --->   "%sext_ln1171_397 = sext i12 %shl_ln1171_193"   --->   Operation 1323 'sext' 'sext_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1324 [1/1] (1.54ns)   --->   "%add_ln1171_30 = add i13 %sext_ln1171_397, i13 %sext_ln1171_395"   --->   Operation 1324 'add' 'add_ln1171_30' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1325 [1/1] (0.00ns)   --->   "%trunc_ln717_469 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_30, i32 2, i32 12"   --->   Operation 1325 'partselect' 'trunc_ln717_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1326 [1/1] (1.41ns)   --->   "%sub_ln1171_657 = sub i11 %sext_ln1171_392, i11 %sext_ln1171_394"   --->   Operation 1326 'sub' 'sub_ln1171_657' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1327 [1/1] (0.00ns)   --->   "%trunc_ln717_470 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_657, i32 2, i32 10"   --->   Operation 1327 'partselect' 'trunc_ln717_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1328 [1/1] (0.00ns)   --->   "%mult_V_878 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 872, i32 879" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1328 'partselect' 'mult_V_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1329 [1/1] (0.00ns)   --->   "%sext_ln717_110 = sext i8 %mult_V_878"   --->   Operation 1329 'sext' 'sext_ln717_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1330 [1/1] (0.00ns)   --->   "%sext_ln717_111 = sext i8 %mult_V_878"   --->   Operation 1330 'sext' 'sext_ln717_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1331 [1/1] (0.00ns)   --->   "%trunc_ln717_471 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 874, i32 879"   --->   Operation 1331 'partselect' 'trunc_ln717_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1332 [1/1] (5.28ns)   --->   "%mul_ln1171_104 = mul i14 %sext_ln717_111, i14 19"   --->   Operation 1332 'mul' 'mul_ln1171_104' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1333 [1/1] (0.00ns)   --->   "%trunc_ln717_472 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_104, i32 2, i32 13"   --->   Operation 1333 'partselect' 'trunc_ln717_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1334 [1/1] (1.30ns)   --->   "%sub_ln1171_259 = sub i9 0, i9 %sext_ln717_110"   --->   Operation 1334 'sub' 'sub_ln1171_259' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1335 [1/1] (0.00ns)   --->   "%trunc_ln717_473 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_259, i32 2, i32 8"   --->   Operation 1335 'partselect' 'trunc_ln717_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1336 [1/1] (0.00ns)   --->   "%sext_ln42_32 = sext i7 %trunc_ln717_473" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1336 'sext' 'sext_ln42_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1337 [1/1] (0.00ns)   --->   "%trunc_ln717_474 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 881, i32 887"   --->   Operation 1337 'partselect' 'trunc_ln717_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1338 [1/1] (0.00ns)   --->   "%trunc_ln38_75 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 888, i32 895" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1338 'partselect' 'trunc_ln38_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1339 [1/1] (0.00ns)   --->   "%sext_ln1171_398 = sext i8 %trunc_ln38_75"   --->   Operation 1339 'sext' 'sext_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1340 [1/1] (0.00ns)   --->   "%shl_ln1171_194 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_75, i2 0"   --->   Operation 1340 'bitconcatenate' 'shl_ln1171_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1341 [1/1] (0.00ns)   --->   "%sext_ln1171_399 = sext i10 %shl_ln1171_194"   --->   Operation 1341 'sext' 'sext_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1342 [1/1] (1.41ns)   --->   "%add_ln1171_31 = add i11 %sext_ln1171_399, i11 %sext_ln1171_398"   --->   Operation 1342 'add' 'add_ln1171_31' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1343 [1/1] (0.00ns)   --->   "%trunc_ln717_475 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_31, i32 2, i32 10"   --->   Operation 1343 'partselect' 'trunc_ln717_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1344 [1/1] (0.00ns)   --->   "%sext_ln717_112 = sext i9 %trunc_ln717_475"   --->   Operation 1344 'sext' 'sext_ln717_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1345 [1/1] (0.00ns)   --->   "%shl_ln717_7 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_75, i1 0"   --->   Operation 1345 'bitconcatenate' 'shl_ln717_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1346 [1/1] (0.00ns)   --->   "%sext_ln1171_1171 = sext i9 %shl_ln717_7"   --->   Operation 1346 'sext' 'sext_ln1171_1171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1347 [1/1] (0.00ns)   --->   "%shl_ln1171_195 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_75, i3 0"   --->   Operation 1347 'bitconcatenate' 'shl_ln1171_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1348 [1/1] (0.00ns)   --->   "%sext_ln1171_401 = sext i11 %shl_ln1171_195"   --->   Operation 1348 'sext' 'sext_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1349 [1/1] (0.00ns)   --->   "%sext_ln1171_402 = sext i9 %shl_ln717_7"   --->   Operation 1349 'sext' 'sext_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1350 [1/1] (1.48ns)   --->   "%sub_ln1171_260 = sub i12 %sext_ln1171_401, i12 %sext_ln1171_402"   --->   Operation 1350 'sub' 'sub_ln1171_260' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1351 [1/1] (0.00ns)   --->   "%trunc_ln717_476 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_260, i32 2, i32 11"   --->   Operation 1351 'partselect' 'trunc_ln717_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln717_477 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 889, i32 895"   --->   Operation 1352 'partselect' 'trunc_ln717_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1353 [1/1] (0.00ns)   --->   "%trunc_ln38_76 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 896, i32 903" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1353 'partselect' 'trunc_ln38_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1354 [1/1] (0.00ns)   --->   "%sext_ln1171_403 = sext i8 %trunc_ln38_76"   --->   Operation 1354 'sext' 'sext_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1355 [1/1] (0.00ns)   --->   "%sext_ln1171_404 = sext i8 %trunc_ln38_76"   --->   Operation 1355 'sext' 'sext_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1356 [1/1] (0.00ns)   --->   "%shl_ln1171_196 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_76, i2 0"   --->   Operation 1356 'bitconcatenate' 'shl_ln1171_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1357 [1/1] (0.00ns)   --->   "%sext_ln1171_405 = sext i10 %shl_ln1171_196"   --->   Operation 1357 'sext' 'sext_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1358 [1/1] (1.41ns)   --->   "%sub_ln1171_261 = sub i11 %sext_ln1171_405, i11 %sext_ln1171_404"   --->   Operation 1358 'sub' 'sub_ln1171_261' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1359 [1/1] (0.00ns)   --->   "%trunc_ln717_478 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_261, i32 2, i32 10"   --->   Operation 1359 'partselect' 'trunc_ln717_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1360 [1/1] (0.00ns)   --->   "%sext_ln1171_1172 = sext i9 %trunc_ln717_478"   --->   Operation 1360 'sext' 'sext_ln1171_1172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1361 [1/1] (1.30ns)   --->   "%sub_ln1171_262 = sub i9 0, i9 %sext_ln1171_403"   --->   Operation 1361 'sub' 'sub_ln1171_262' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1362 [1/1] (0.00ns)   --->   "%trunc_ln717_479 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_262, i32 2, i32 8"   --->   Operation 1362 'partselect' 'trunc_ln717_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1363 [1/1] (0.00ns)   --->   "%sext_ln1171_1173 = sext i7 %trunc_ln717_479"   --->   Operation 1363 'sext' 'sext_ln1171_1173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1364 [1/1] (0.00ns)   --->   "%shl_ln1171_197 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_76, i1 0"   --->   Operation 1364 'bitconcatenate' 'shl_ln1171_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1365 [1/1] (0.00ns)   --->   "%sext_ln1171_406 = sext i9 %shl_ln1171_197"   --->   Operation 1365 'sext' 'sext_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1366 [1/1] (1.36ns)   --->   "%sub_ln1171_263 = sub i10 0, i10 %sext_ln1171_406"   --->   Operation 1366 'sub' 'sub_ln1171_263' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1367 [1/1] (0.00ns)   --->   "%trunc_ln717_480 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_263, i32 2, i32 9"   --->   Operation 1367 'partselect' 'trunc_ln717_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1368 [1/1] (0.00ns)   --->   "%sext_ln717_115 = sext i8 %trunc_ln717_480"   --->   Operation 1368 'sext' 'sext_ln717_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1369 [1/1] (0.00ns)   --->   "%trunc_ln717_481 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 897, i32 903"   --->   Operation 1369 'partselect' 'trunc_ln717_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1370 [1/1] (0.00ns)   --->   "%trunc_ln38_77 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 904, i32 911" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1370 'partselect' 'trunc_ln38_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1371 [1/1] (0.00ns)   --->   "%sext_ln1171_407 = sext i8 %trunc_ln38_77"   --->   Operation 1371 'sext' 'sext_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1372 [1/1] (1.30ns)   --->   "%sub_ln1171_264 = sub i9 0, i9 %sext_ln1171_407"   --->   Operation 1372 'sub' 'sub_ln1171_264' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1373 [1/1] (0.00ns)   --->   "%trunc_ln717_482 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_264, i32 2, i32 8"   --->   Operation 1373 'partselect' 'trunc_ln717_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1374 [1/1] (0.00ns)   --->   "%sext_ln717_116 = sext i7 %trunc_ln717_482"   --->   Operation 1374 'sext' 'sext_ln717_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1375 [1/1] (0.00ns)   --->   "%trunc_ln717_483 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 905, i32 911"   --->   Operation 1375 'partselect' 'trunc_ln717_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 912, i32 919"   --->   Operation 1376 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1377 [1/1] (0.00ns)   --->   "%shl_ln1171_198 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_48, i1 0"   --->   Operation 1377 'bitconcatenate' 'shl_ln1171_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1378 [1/1] (0.00ns)   --->   "%sext_ln1171_408 = sext i9 %shl_ln1171_198"   --->   Operation 1378 'sext' 'sext_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1379 [1/1] (1.36ns)   --->   "%sub_ln1171_265 = sub i10 0, i10 %sext_ln1171_408"   --->   Operation 1379 'sub' 'sub_ln1171_265' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1380 [1/1] (0.00ns)   --->   "%trunc_ln717_484 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_265, i32 2, i32 9"   --->   Operation 1380 'partselect' 'trunc_ln717_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1381 [1/1] (0.00ns)   --->   "%sext_ln38_65 = sext i8 %trunc_ln717_484" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1381 'sext' 'sext_ln38_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1382 [1/1] (0.00ns)   --->   "%trunc_ln38_78 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 920, i32 927" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1382 'partselect' 'trunc_ln38_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1383 [1/1] (0.00ns)   --->   "%sext_ln1171_409 = sext i8 %trunc_ln38_78"   --->   Operation 1383 'sext' 'sext_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1384 [1/1] (1.30ns)   --->   "%sub_ln1171_266 = sub i9 0, i9 %sext_ln1171_409"   --->   Operation 1384 'sub' 'sub_ln1171_266' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1385 [1/1] (0.00ns)   --->   "%trunc_ln717_485 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_266, i32 2, i32 8"   --->   Operation 1385 'partselect' 'trunc_ln717_485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1386 [1/1] (0.00ns)   --->   "%trunc_ln717_486 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 922, i32 927"   --->   Operation 1386 'partselect' 'trunc_ln717_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1387 [1/1] (0.00ns)   --->   "%trunc_ln38_79 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 936, i32 943" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1387 'partselect' 'trunc_ln38_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1388 [1/1] (0.00ns)   --->   "%sext_ln1171_410 = sext i8 %trunc_ln38_79"   --->   Operation 1388 'sext' 'sext_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1389 [1/1] (0.00ns)   --->   "%sext_ln1171_411 = sext i8 %trunc_ln38_79"   --->   Operation 1389 'sext' 'sext_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1390 [1/1] (1.30ns)   --->   "%sub_ln1171_267 = sub i9 0, i9 %sext_ln1171_411"   --->   Operation 1390 'sub' 'sub_ln1171_267' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1391 [1/1] (0.00ns)   --->   "%trunc_ln717_487 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_267, i32 2, i32 8"   --->   Operation 1391 'partselect' 'trunc_ln717_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1392 [1/1] (0.00ns)   --->   "%sext_ln1171_1174 = sext i7 %trunc_ln717_487"   --->   Operation 1392 'sext' 'sext_ln1171_1174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1393 [1/1] (0.00ns)   --->   "%shl_ln1171_199 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_79, i1 0"   --->   Operation 1393 'bitconcatenate' 'shl_ln1171_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1394 [1/1] (0.00ns)   --->   "%sext_ln1171_412 = sext i9 %shl_ln1171_199"   --->   Operation 1394 'sext' 'sext_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1395 [1/1] (1.36ns)   --->   "%sub_ln1171_268 = sub i10 0, i10 %sext_ln1171_412"   --->   Operation 1395 'sub' 'sub_ln1171_268' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1396 [1/1] (0.00ns)   --->   "%trunc_ln717_488 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_268, i32 2, i32 9"   --->   Operation 1396 'partselect' 'trunc_ln717_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1397 [1/1] (0.00ns)   --->   "%sext_ln1171_1176 = sext i8 %trunc_ln717_488"   --->   Operation 1397 'sext' 'sext_ln1171_1176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1398 [1/1] (0.00ns)   --->   "%shl_ln1171_200 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_79, i2 0"   --->   Operation 1398 'bitconcatenate' 'shl_ln1171_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1399 [1/1] (0.00ns)   --->   "%sext_ln1171_413 = sext i10 %shl_ln1171_200"   --->   Operation 1399 'sext' 'sext_ln1171_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1400 [1/1] (1.41ns)   --->   "%sub_ln1171_269 = sub i11 %sext_ln1171_413, i11 %sext_ln1171_410"   --->   Operation 1400 'sub' 'sub_ln1171_269' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1401 [1/1] (0.00ns)   --->   "%trunc_ln717_489 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_269, i32 2, i32 10"   --->   Operation 1401 'partselect' 'trunc_ln717_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1402 [1/1] (0.00ns)   --->   "%sext_ln38_66 = sext i9 %trunc_ln717_489" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1402 'sext' 'sext_ln38_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1403 [1/1] (0.00ns)   --->   "%trunc_ln38_80 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 944, i32 951" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1403 'partselect' 'trunc_ln38_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1404 [1/1] (0.00ns)   --->   "%sext_ln1171_414 = sext i8 %trunc_ln38_80"   --->   Operation 1404 'sext' 'sext_ln1171_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1405 [1/1] (0.00ns)   --->   "%sext_ln1171_415 = sext i8 %trunc_ln38_80"   --->   Operation 1405 'sext' 'sext_ln1171_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1406 [1/1] (0.00ns)   --->   "%sext_ln1171_416 = sext i8 %trunc_ln38_80"   --->   Operation 1406 'sext' 'sext_ln1171_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1407 [1/1] (5.28ns)   --->   "%mul_ln1171_105 = mul i14 %sext_ln1171_416, i14 16357"   --->   Operation 1407 'mul' 'mul_ln1171_105' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1408 [1/1] (0.00ns)   --->   "%trunc_ln717_490 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_105, i32 2, i32 13"   --->   Operation 1408 'partselect' 'trunc_ln717_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1409 [1/1] (0.00ns)   --->   "%shl_ln1171_201 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i8.i6, i8 %trunc_ln38_80, i6 0"   --->   Operation 1409 'bitconcatenate' 'shl_ln1171_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1410 [1/1] (0.00ns)   --->   "%sext_ln1171_417 = sext i14 %shl_ln1171_201"   --->   Operation 1410 'sext' 'sext_ln1171_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_270 = sub i15 0, i15 %sext_ln1171_417"   --->   Operation 1411 'sub' 'sub_ln1171_270' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1412 [1/1] (0.00ns)   --->   "%shl_ln1171_202 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_80, i2 0"   --->   Operation 1412 'bitconcatenate' 'shl_ln1171_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1413 [1/1] (0.00ns)   --->   "%sext_ln1171_418 = sext i10 %shl_ln1171_202"   --->   Operation 1413 'sext' 'sext_ln1171_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1414 [1/1] (3.15ns) (root node of TernaryAdder)   --->   "%sub_ln1171_271 = sub i15 %sub_ln1171_270, i15 %sext_ln1171_418"   --->   Operation 1414 'sub' 'sub_ln1171_271' <Predicate = true> <Delay = 3.15> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1415 [1/1] (0.00ns)   --->   "%trunc_ln717_491 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %sub_ln1171_271, i32 2, i32 14"   --->   Operation 1415 'partselect' 'trunc_ln717_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1416 [1/1] (5.28ns)   --->   "%mul_ln1171_106 = mul i15 %sext_ln1171_415, i15 32730"   --->   Operation 1416 'mul' 'mul_ln1171_106' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1417 [1/1] (0.00ns)   --->   "%trunc_ln717_492 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_106, i32 2, i32 14"   --->   Operation 1417 'partselect' 'trunc_ln717_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1418 [1/1] (1.30ns)   --->   "%sub_ln1171_272 = sub i9 0, i9 %sext_ln1171_414"   --->   Operation 1418 'sub' 'sub_ln1171_272' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1419 [1/1] (0.00ns)   --->   "%trunc_ln717_493 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_272, i32 2, i32 8"   --->   Operation 1419 'partselect' 'trunc_ln717_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1420 [1/1] (0.00ns)   --->   "%trunc_ln38_81 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 952, i32 959" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1420 'partselect' 'trunc_ln38_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1421 [1/1] (0.00ns)   --->   "%sext_ln1171_419 = sext i8 %trunc_ln38_81"   --->   Operation 1421 'sext' 'sext_ln1171_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1422 [1/1] (0.00ns)   --->   "%sext_ln1171_420 = sext i8 %trunc_ln38_81"   --->   Operation 1422 'sext' 'sext_ln1171_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1423 [1/1] (0.00ns)   --->   "%sext_ln1171_421 = sext i8 %trunc_ln38_81"   --->   Operation 1423 'sext' 'sext_ln1171_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1424 [1/1] (0.00ns)   --->   "%shl_ln1171_203 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_81, i3 0"   --->   Operation 1424 'bitconcatenate' 'shl_ln1171_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1425 [1/1] (0.00ns)   --->   "%sext_ln1171_422 = sext i11 %shl_ln1171_203"   --->   Operation 1425 'sext' 'sext_ln1171_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1426 [1/1] (1.48ns)   --->   "%sub_ln1171_273 = sub i12 %sext_ln1171_422, i12 %sext_ln1171_420"   --->   Operation 1426 'sub' 'sub_ln1171_273' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1427 [1/1] (0.00ns)   --->   "%trunc_ln717_494 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_273, i32 2, i32 11"   --->   Operation 1427 'partselect' 'trunc_ln717_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1428 [1/1] (0.00ns)   --->   "%shl_ln1171_204 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_81, i4 0"   --->   Operation 1428 'bitconcatenate' 'shl_ln1171_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1429 [1/1] (0.00ns)   --->   "%sext_ln1171_423 = sext i12 %shl_ln1171_204"   --->   Operation 1429 'sext' 'sext_ln1171_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1430 [1/1] (1.54ns)   --->   "%sub_ln1171_274 = sub i13 %sext_ln1171_423, i13 %sext_ln1171_419"   --->   Operation 1430 'sub' 'sub_ln1171_274' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1431 [1/1] (0.00ns)   --->   "%trunc_ln717_495 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_274, i32 2, i32 12"   --->   Operation 1431 'partselect' 'trunc_ln717_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1432 [1/1] (0.00ns)   --->   "%shl_ln1171_205 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_81, i2 0"   --->   Operation 1432 'bitconcatenate' 'shl_ln1171_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1433 [1/1] (0.00ns)   --->   "%sext_ln1171_424 = sext i10 %shl_ln1171_205"   --->   Operation 1433 'sext' 'sext_ln1171_424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1434 [1/1] (0.00ns)   --->   "%sext_ln1171_425 = sext i10 %shl_ln1171_205"   --->   Operation 1434 'sext' 'sext_ln1171_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1435 [1/1] (1.54ns)   --->   "%sub_ln1171_275 = sub i13 %sext_ln1171_423, i13 %sext_ln1171_425"   --->   Operation 1435 'sub' 'sub_ln1171_275' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1436 [1/1] (0.00ns)   --->   "%trunc_ln717_496 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_275, i32 2, i32 12"   --->   Operation 1436 'partselect' 'trunc_ln717_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1437 [1/1] (1.41ns)   --->   "%sub_ln1171_276 = sub i11 %sext_ln1171_424, i11 %sext_ln1171_421"   --->   Operation 1437 'sub' 'sub_ln1171_276' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln717_497 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_276, i32 2, i32 10"   --->   Operation 1438 'partselect' 'trunc_ln717_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1439 [1/1] (0.00ns)   --->   "%trunc_ln38_82 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 960, i32 967" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1439 'partselect' 'trunc_ln38_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1440 [1/1] (0.00ns)   --->   "%sext_ln1171_426 = sext i8 %trunc_ln38_82"   --->   Operation 1440 'sext' 'sext_ln1171_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1441 [1/1] (5.28ns)   --->   "%mul_ln1171_107 = mul i13 %sext_ln1171_426, i13 8181"   --->   Operation 1441 'mul' 'mul_ln1171_107' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1442 [1/1] (0.00ns)   --->   "%trunc_ln717_499 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_107, i32 2, i32 12"   --->   Operation 1442 'partselect' 'trunc_ln717_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1443 [1/1] (5.28ns)   --->   "%mul_ln1171_108 = mul i13 %sext_ln1171_426, i13 8179"   --->   Operation 1443 'mul' 'mul_ln1171_108' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1444 [1/1] (0.00ns)   --->   "%trunc_ln717_500 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_108, i32 2, i32 12"   --->   Operation 1444 'partselect' 'trunc_ln717_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1445 [1/1] (0.00ns)   --->   "%shl_ln1171_207 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_82, i3 0"   --->   Operation 1445 'bitconcatenate' 'shl_ln1171_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1446 [1/1] (0.00ns)   --->   "%sext_ln1171_429 = sext i11 %shl_ln1171_207"   --->   Operation 1446 'sext' 'sext_ln1171_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1447 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_278 = sub i12 0, i12 %sext_ln1171_429"   --->   Operation 1447 'sub' 'sub_ln1171_278' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1448 [1/1] (0.00ns)   --->   "%shl_ln1171_208 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_82, i1 0"   --->   Operation 1448 'bitconcatenate' 'shl_ln1171_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1449 [1/1] (0.00ns)   --->   "%sext_ln1171_430 = sext i9 %shl_ln1171_208"   --->   Operation 1449 'sext' 'sext_ln1171_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1450 [1/1] (0.00ns)   --->   "%sext_ln1171_431 = sext i9 %shl_ln1171_208"   --->   Operation 1450 'sext' 'sext_ln1171_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1451 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_279 = sub i12 %sub_ln1171_278, i12 %sext_ln1171_431"   --->   Operation 1451 'sub' 'sub_ln1171_279' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1452 [1/1] (0.00ns)   --->   "%trunc_ln717_501 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_279, i32 2, i32 11"   --->   Operation 1452 'partselect' 'trunc_ln717_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1453 [1/1] (5.28ns)   --->   "%mul_ln1171_109 = mul i13 %sext_ln1171_426, i13 11"   --->   Operation 1453 'mul' 'mul_ln1171_109' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1454 [1/1] (0.00ns)   --->   "%trunc_ln717_502 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_109, i32 2, i32 12"   --->   Operation 1454 'partselect' 'trunc_ln717_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1455 [1/1] (1.36ns)   --->   "%sub_ln1171_280 = sub i10 0, i10 %sext_ln1171_430"   --->   Operation 1455 'sub' 'sub_ln1171_280' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1456 [1/1] (0.00ns)   --->   "%trunc_ln717_503 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_280, i32 2, i32 9"   --->   Operation 1456 'partselect' 'trunc_ln717_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1457 [1/1] (0.00ns)   --->   "%trunc_ln38_83 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 968, i32 975" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1457 'partselect' 'trunc_ln38_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1458 [1/1] (0.00ns)   --->   "%sext_ln1171_432 = sext i8 %trunc_ln38_83"   --->   Operation 1458 'sext' 'sext_ln1171_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1459 [1/1] (0.00ns)   --->   "%sext_ln1171_433 = sext i8 %trunc_ln38_83"   --->   Operation 1459 'sext' 'sext_ln1171_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1460 [1/1] (0.00ns)   --->   "%tmp_49 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_83, i2 0"   --->   Operation 1460 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1461 [1/1] (0.00ns)   --->   "%sext_ln1171_988 = sext i10 %tmp_49"   --->   Operation 1461 'sext' 'sext_ln1171_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1462 [1/1] (1.41ns)   --->   "%sub_ln1171_658 = sub i11 %sext_ln1171_433, i11 %sext_ln1171_988"   --->   Operation 1462 'sub' 'sub_ln1171_658' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1463 [1/1] (0.00ns)   --->   "%trunc_ln717_504 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_658, i32 2, i32 10"   --->   Operation 1463 'partselect' 'trunc_ln717_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1464 [1/1] (1.30ns)   --->   "%sub_ln1171_281 = sub i9 0, i9 %sext_ln1171_432"   --->   Operation 1464 'sub' 'sub_ln1171_281' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1465 [1/1] (0.00ns)   --->   "%trunc_ln717_505 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_281, i32 2, i32 8"   --->   Operation 1465 'partselect' 'trunc_ln717_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1466 [1/1] (0.00ns)   --->   "%shl_ln1171_209 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_83, i4 0"   --->   Operation 1466 'bitconcatenate' 'shl_ln1171_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1467 [1/1] (0.00ns)   --->   "%sext_ln1171_434 = sext i12 %shl_ln1171_209"   --->   Operation 1467 'sext' 'sext_ln1171_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1468 [1/1] (1.54ns)   --->   "%sub_ln1171_282 = sub i13 0, i13 %sext_ln1171_434"   --->   Operation 1468 'sub' 'sub_ln1171_282' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1469 [1/1] (0.00ns)   --->   "%trunc_ln717_506 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_282, i32 2, i32 12"   --->   Operation 1469 'partselect' 'trunc_ln717_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1470 [1/1] (0.00ns)   --->   "%trunc_ln717_507 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 970, i32 975"   --->   Operation 1470 'partselect' 'trunc_ln717_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1471 [1/1] (0.00ns)   --->   "%mult_V_990 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 984, i32 991" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1471 'partselect' 'mult_V_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1472 [1/1] (0.00ns)   --->   "%sext_ln1171_435 = sext i8 %mult_V_990"   --->   Operation 1472 'sext' 'sext_ln1171_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1473 [1/1] (0.00ns)   --->   "%shl_ln1171_210 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_990, i2 0"   --->   Operation 1473 'bitconcatenate' 'shl_ln1171_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1474 [1/1] (0.00ns)   --->   "%sext_ln1171_436 = sext i10 %shl_ln1171_210"   --->   Operation 1474 'sext' 'sext_ln1171_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1475 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_283 = sub i11 0, i11 %sext_ln1171_436"   --->   Operation 1475 'sub' 'sub_ln1171_283' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1476 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_284 = sub i11 %sub_ln1171_283, i11 %sext_ln1171_435"   --->   Operation 1476 'sub' 'sub_ln1171_284' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1477 [1/1] (0.00ns)   --->   "%trunc_ln717_508 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_284, i32 2, i32 10"   --->   Operation 1477 'partselect' 'trunc_ln717_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1478 [1/1] (0.00ns)   --->   "%trunc_ln717_509 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 986, i32 991"   --->   Operation 1478 'partselect' 'trunc_ln717_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1479 [1/1] (0.00ns)   --->   "%shl_ln1171_211 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_990, i3 0"   --->   Operation 1479 'bitconcatenate' 'shl_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1480 [1/1] (0.00ns)   --->   "%sext_ln1171_437 = sext i11 %shl_ln1171_211"   --->   Operation 1480 'sext' 'sext_ln1171_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1481 [1/1] (0.00ns)   --->   "%shl_ln1171_212 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_990, i1 0"   --->   Operation 1481 'bitconcatenate' 'shl_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1482 [1/1] (0.00ns)   --->   "%sext_ln1171_438 = sext i9 %shl_ln1171_212"   --->   Operation 1482 'sext' 'sext_ln1171_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1483 [1/1] (1.48ns)   --->   "%add_ln1171_32 = add i12 %sext_ln1171_437, i12 %sext_ln1171_438"   --->   Operation 1483 'add' 'add_ln1171_32' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1484 [1/1] (0.00ns)   --->   "%trunc_ln717_510 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_32, i32 2, i32 11"   --->   Operation 1484 'partselect' 'trunc_ln717_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1485 [1/1] (0.00ns)   --->   "%trunc_ln38_84 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1000, i32 1007" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1485 'partselect' 'trunc_ln38_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1486 [1/1] (0.00ns)   --->   "%sext_ln1171_439 = sext i8 %trunc_ln38_84"   --->   Operation 1486 'sext' 'sext_ln1171_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1487 [1/1] (1.30ns)   --->   "%sub_ln1171_285 = sub i9 0, i9 %sext_ln1171_439"   --->   Operation 1487 'sub' 'sub_ln1171_285' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1488 [1/1] (0.00ns)   --->   "%trunc_ln717_511 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_285, i32 2, i32 8"   --->   Operation 1488 'partselect' 'trunc_ln717_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1489 [1/1] (0.00ns)   --->   "%trunc_ln717_512 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1002, i32 1007"   --->   Operation 1489 'partselect' 'trunc_ln717_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1490 [1/1] (0.00ns)   --->   "%trunc_ln717_513 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1001, i32 1007"   --->   Operation 1490 'partselect' 'trunc_ln717_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1491 [1/1] (0.00ns)   --->   "%shl_ln1171_213 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_84, i1 0"   --->   Operation 1491 'bitconcatenate' 'shl_ln1171_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1492 [1/1] (0.00ns)   --->   "%sext_ln1171_440 = sext i9 %shl_ln1171_213"   --->   Operation 1492 'sext' 'sext_ln1171_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1493 [1/1] (1.36ns)   --->   "%sub_ln1171_286 = sub i10 0, i10 %sext_ln1171_440"   --->   Operation 1493 'sub' 'sub_ln1171_286' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1494 [1/1] (0.00ns)   --->   "%trunc_ln717_514 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_286, i32 2, i32 9"   --->   Operation 1494 'partselect' 'trunc_ln717_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1495 [1/1] (0.00ns)   --->   "%trunc_ln717_515 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1025, i32 1031"   --->   Operation 1495 'partselect' 'trunc_ln717_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1496 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1024, i32 1031"   --->   Operation 1496 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1497 [1/1] (0.00ns)   --->   "%shl_ln1171_214 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_50, i1 0"   --->   Operation 1497 'bitconcatenate' 'shl_ln1171_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1498 [1/1] (0.00ns)   --->   "%sext_ln1171_441 = sext i9 %shl_ln1171_214"   --->   Operation 1498 'sext' 'sext_ln1171_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1499 [1/1] (1.36ns)   --->   "%sub_ln1171_287 = sub i10 0, i10 %sext_ln1171_441"   --->   Operation 1499 'sub' 'sub_ln1171_287' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1500 [1/1] (0.00ns)   --->   "%trunc_ln717_516 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_287, i32 2, i32 9"   --->   Operation 1500 'partselect' 'trunc_ln717_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1501 [1/1] (0.00ns)   --->   "%trunc_ln717_517 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1026, i32 1031"   --->   Operation 1501 'partselect' 'trunc_ln717_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1502 [1/1] (0.00ns)   --->   "%trunc_ln38_85 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1032, i32 1039" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1502 'partselect' 'trunc_ln38_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1503 [1/1] (0.00ns)   --->   "%sext_ln1171_442 = sext i8 %trunc_ln38_85"   --->   Operation 1503 'sext' 'sext_ln1171_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1504 [1/1] (0.00ns)   --->   "%sext_ln1171_443 = sext i8 %trunc_ln38_85"   --->   Operation 1504 'sext' 'sext_ln1171_443' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1505 [1/1] (1.30ns)   --->   "%sub_ln1171_288 = sub i9 0, i9 %sext_ln1171_443"   --->   Operation 1505 'sub' 'sub_ln1171_288' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1506 [1/1] (0.00ns)   --->   "%trunc_ln717_518 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_288, i32 2, i32 8"   --->   Operation 1506 'partselect' 'trunc_ln717_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln717_519 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1033, i32 1039"   --->   Operation 1507 'partselect' 'trunc_ln717_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1508 [1/1] (0.00ns)   --->   "%tmp_51 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_85, i2 0"   --->   Operation 1508 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1509 [1/1] (0.00ns)   --->   "%sext_ln1171_989 = sext i10 %tmp_51"   --->   Operation 1509 'sext' 'sext_ln1171_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1510 [1/1] (1.41ns)   --->   "%sub_ln1171_659 = sub i11 %sext_ln1171_442, i11 %sext_ln1171_989"   --->   Operation 1510 'sub' 'sub_ln1171_659' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1511 [1/1] (0.00ns)   --->   "%trunc_ln717_520 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_659, i32 2, i32 10"   --->   Operation 1511 'partselect' 'trunc_ln717_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1512 [1/1] (0.00ns)   --->   "%mult_V_1045 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1040, i32 1047" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1512 'partselect' 'mult_V_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1513 [1/1] (0.00ns)   --->   "%sext_ln717_130 = sext i8 %mult_V_1045"   --->   Operation 1513 'sext' 'sext_ln717_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1514 [1/1] (0.00ns)   --->   "%trunc_ln717_521 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1041, i32 1047"   --->   Operation 1514 'partselect' 'trunc_ln717_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1515 [1/1] (0.00ns)   --->   "%shl_ln1171_215 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_1045, i5 0"   --->   Operation 1515 'bitconcatenate' 'shl_ln1171_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1516 [1/1] (0.00ns)   --->   "%sext_ln1171_444 = sext i13 %shl_ln1171_215"   --->   Operation 1516 'sext' 'sext_ln1171_444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1517 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_289 = sub i14 0, i14 %sext_ln1171_444"   --->   Operation 1517 'sub' 'sub_ln1171_289' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1518 [1/1] (0.00ns)   --->   "%shl_ln1171_216 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1045, i2 0"   --->   Operation 1518 'bitconcatenate' 'shl_ln1171_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1519 [1/1] (0.00ns)   --->   "%sext_ln1171_445 = sext i10 %shl_ln1171_216"   --->   Operation 1519 'sext' 'sext_ln1171_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1520 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_290 = sub i14 %sub_ln1171_289, i14 %sext_ln1171_445"   --->   Operation 1520 'sub' 'sub_ln1171_290' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1521 [1/1] (0.00ns)   --->   "%trunc_ln717_522 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_290, i32 2, i32 13"   --->   Operation 1521 'partselect' 'trunc_ln717_522' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1522 [1/1] (1.53ns)   --->   "%sub_ln1171_291 = sub i14 %sext_ln1171_445, i14 %sext_ln1171_444"   --->   Operation 1522 'sub' 'sub_ln1171_291' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1523 [1/1] (0.00ns)   --->   "%trunc_ln717_523 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_291, i32 2, i32 13"   --->   Operation 1523 'partselect' 'trunc_ln717_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1524 [1/1] (0.00ns)   --->   "%shl_ln1171_217 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1045, i3 0"   --->   Operation 1524 'bitconcatenate' 'shl_ln1171_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1525 [1/1] (0.00ns)   --->   "%sext_ln1171_446 = sext i11 %shl_ln1171_217"   --->   Operation 1525 'sext' 'sext_ln1171_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1526 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_292 = sub i12 0, i12 %sext_ln1171_446"   --->   Operation 1526 'sub' 'sub_ln1171_292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1527 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_293 = sub i12 %sub_ln1171_292, i12 %sext_ln717_130"   --->   Operation 1527 'sub' 'sub_ln1171_293' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1528 [1/1] (0.00ns)   --->   "%trunc_ln717_524 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_293, i32 2, i32 11"   --->   Operation 1528 'partselect' 'trunc_ln717_524' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1529 [1/1] (0.00ns)   --->   "%trunc_ln717_525 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1042, i32 1047"   --->   Operation 1529 'partselect' 'trunc_ln717_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1530 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1048, i32 1055"   --->   Operation 1530 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1531 [1/1] (0.00ns)   --->   "%shl_ln1171_218 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_52, i3 0"   --->   Operation 1531 'bitconcatenate' 'shl_ln1171_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1532 [1/1] (0.00ns)   --->   "%sext_ln1171_447 = sext i11 %shl_ln1171_218"   --->   Operation 1532 'sext' 'sext_ln1171_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1533 [1/1] (0.00ns)   --->   "%shl_ln1171_219 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_52, i1 0"   --->   Operation 1533 'bitconcatenate' 'shl_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1534 [1/1] (0.00ns)   --->   "%sext_ln1171_448 = sext i9 %shl_ln1171_219"   --->   Operation 1534 'sext' 'sext_ln1171_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1535 [1/1] (0.00ns)   --->   "%sext_ln1171_449 = sext i9 %shl_ln1171_219"   --->   Operation 1535 'sext' 'sext_ln1171_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1536 [1/1] (1.48ns)   --->   "%sub_ln1171_294 = sub i12 %sext_ln1171_449, i12 %sext_ln1171_447"   --->   Operation 1536 'sub' 'sub_ln1171_294' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1537 [1/1] (0.00ns)   --->   "%trunc_ln717_526 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_294, i32 2, i32 11"   --->   Operation 1537 'partselect' 'trunc_ln717_526' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1538 [1/1] (1.36ns)   --->   "%sub_ln1171_296 = sub i10 0, i10 %sext_ln1171_448"   --->   Operation 1538 'sub' 'sub_ln1171_296' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1539 [1/1] (0.00ns)   --->   "%trunc_ln717_528 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_296, i32 2, i32 9"   --->   Operation 1539 'partselect' 'trunc_ln717_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1540 [1/1] (0.00ns)   --->   "%sext_ln38_72 = sext i8 %trunc_ln717_528" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1540 'sext' 'sext_ln38_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1541 [1/1] (0.00ns)   --->   "%trunc_ln38_86 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1056, i32 1063" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1541 'partselect' 'trunc_ln38_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1542 [1/1] (0.00ns)   --->   "%sext_ln1171_452 = sext i8 %trunc_ln38_86"   --->   Operation 1542 'sext' 'sext_ln1171_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1543 [1/1] (0.00ns)   --->   "%shl_ln1171_222 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_86, i4 0"   --->   Operation 1543 'bitconcatenate' 'shl_ln1171_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1544 [1/1] (0.00ns)   --->   "%sext_ln1171_453 = sext i12 %shl_ln1171_222"   --->   Operation 1544 'sext' 'sext_ln1171_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1545 [1/1] (0.00ns)   --->   "%shl_ln1171_223 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_86, i1 0"   --->   Operation 1545 'bitconcatenate' 'shl_ln1171_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1546 [1/1] (0.00ns)   --->   "%sext_ln1171_454 = sext i9 %shl_ln1171_223"   --->   Operation 1546 'sext' 'sext_ln1171_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1547 [1/1] (0.00ns)   --->   "%sext_ln1171_455 = sext i9 %shl_ln1171_223"   --->   Operation 1547 'sext' 'sext_ln1171_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1548 [1/1] (1.54ns)   --->   "%sub_ln1171_297 = sub i13 %sext_ln1171_455, i13 %sext_ln1171_453"   --->   Operation 1548 'sub' 'sub_ln1171_297' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1549 [1/1] (0.00ns)   --->   "%trunc_ln717_529 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_297, i32 2, i32 12"   --->   Operation 1549 'partselect' 'trunc_ln717_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1550 [1/1] (0.00ns)   --->   "%shl_ln1171_224 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_86, i3 0"   --->   Operation 1550 'bitconcatenate' 'shl_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1551 [1/1] (0.00ns)   --->   "%sext_ln1171_456 = sext i11 %shl_ln1171_224"   --->   Operation 1551 'sext' 'sext_ln1171_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1552 [1/1] (1.48ns)   --->   "%sub_ln1171_298 = sub i12 %sext_ln1171_454, i12 %sext_ln1171_456"   --->   Operation 1552 'sub' 'sub_ln1171_298' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1553 [1/1] (0.00ns)   --->   "%trunc_ln717_530 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_298, i32 2, i32 11"   --->   Operation 1553 'partselect' 'trunc_ln717_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1554 [1/1] (0.00ns)   --->   "%tmp_53 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_86, i2 0"   --->   Operation 1554 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1555 [1/1] (0.00ns)   --->   "%sext_ln1171_990 = sext i10 %tmp_53"   --->   Operation 1555 'sext' 'sext_ln1171_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1556 [1/1] (1.41ns)   --->   "%sub_ln1171_660 = sub i11 %sext_ln1171_452, i11 %sext_ln1171_990"   --->   Operation 1556 'sub' 'sub_ln1171_660' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1557 [1/1] (0.00ns)   --->   "%trunc_ln717_531 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_660, i32 2, i32 10"   --->   Operation 1557 'partselect' 'trunc_ln717_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1558 [1/1] (0.00ns)   --->   "%sext_ln1171_1195 = sext i9 %trunc_ln717_531"   --->   Operation 1558 'sext' 'sext_ln1171_1195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1559 [1/1] (1.41ns)   --->   "%sub_ln1171_299 = sub i11 0, i11 %sext_ln1171_990"   --->   Operation 1559 'sub' 'sub_ln1171_299' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1560 [1/1] (0.00ns)   --->   "%trunc_ln717_532 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_299, i32 2, i32 10"   --->   Operation 1560 'partselect' 'trunc_ln717_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1561 [1/1] (0.00ns)   --->   "%sext_ln717_131 = sext i9 %trunc_ln717_532"   --->   Operation 1561 'sext' 'sext_ln717_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1562 [1/1] (0.00ns)   --->   "%trunc_ln717_533 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1058, i32 1063"   --->   Operation 1562 'partselect' 'trunc_ln717_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1563 [1/1] (0.00ns)   --->   "%trunc_ln38_87 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1064, i32 1071" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1563 'partselect' 'trunc_ln38_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1564 [1/1] (0.00ns)   --->   "%sext_ln717_132 = sext i8 %trunc_ln38_87"   --->   Operation 1564 'sext' 'sext_ln717_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1565 [1/1] (0.00ns)   --->   "%trunc_ln717_534 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1065, i32 1071"   --->   Operation 1565 'partselect' 'trunc_ln717_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1566 [1/1] (0.00ns)   --->   "%shl_ln1171_225 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_87, i1 0"   --->   Operation 1566 'bitconcatenate' 'shl_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1567 [1/1] (0.00ns)   --->   "%sext_ln1171_458 = sext i9 %shl_ln1171_225"   --->   Operation 1567 'sext' 'sext_ln1171_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1568 [1/1] (1.36ns)   --->   "%sub_ln1171_300 = sub i10 0, i10 %sext_ln1171_458"   --->   Operation 1568 'sub' 'sub_ln1171_300' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1569 [1/1] (0.00ns)   --->   "%trunc_ln717_535 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_300, i32 2, i32 9"   --->   Operation 1569 'partselect' 'trunc_ln717_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1570 [1/1] (1.30ns)   --->   "%sub_ln1171_301 = sub i9 0, i9 %sext_ln717_132"   --->   Operation 1570 'sub' 'sub_ln1171_301' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1571 [1/1] (0.00ns)   --->   "%trunc_ln717_536 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_301, i32 2, i32 8"   --->   Operation 1571 'partselect' 'trunc_ln717_536' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1572 [1/1] (0.00ns)   --->   "%mult_V_1085 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1080, i32 1087" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1572 'partselect' 'mult_V_1085' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1573 [1/1] (0.00ns)   --->   "%sext_ln1171_459 = sext i8 %mult_V_1085"   --->   Operation 1573 'sext' 'sext_ln1171_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1574 [1/1] (0.00ns)   --->   "%sext_ln1171_460 = sext i8 %mult_V_1085"   --->   Operation 1574 'sext' 'sext_ln1171_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1575 [1/1] (0.00ns)   --->   "%shl_ln1171_226 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1085, i2 0"   --->   Operation 1575 'bitconcatenate' 'shl_ln1171_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1576 [1/1] (0.00ns)   --->   "%sext_ln1171_461 = sext i10 %shl_ln1171_226"   --->   Operation 1576 'sext' 'sext_ln1171_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1577 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_302 = sub i11 0, i11 %sext_ln1171_461"   --->   Operation 1577 'sub' 'sub_ln1171_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1578 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_303 = sub i11 %sub_ln1171_302, i11 %sext_ln1171_460"   --->   Operation 1578 'sub' 'sub_ln1171_303' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1579 [1/1] (0.00ns)   --->   "%trunc_ln717_537 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_303, i32 2, i32 10"   --->   Operation 1579 'partselect' 'trunc_ln717_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1580 [1/1] (0.00ns)   --->   "%shl_ln1171_227 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1085, i4 0"   --->   Operation 1580 'bitconcatenate' 'shl_ln1171_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1581 [1/1] (0.00ns)   --->   "%sext_ln1171_462 = sext i12 %shl_ln1171_227"   --->   Operation 1581 'sext' 'sext_ln1171_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1582 [1/1] (1.54ns)   --->   "%sub_ln1171_304 = sub i13 0, i13 %sext_ln1171_462"   --->   Operation 1582 'sub' 'sub_ln1171_304' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1583 [1/1] (0.00ns)   --->   "%trunc_ln717_538 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_304, i32 2, i32 12"   --->   Operation 1583 'partselect' 'trunc_ln717_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1584 [1/1] (0.00ns)   --->   "%shl_ln1171_228 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1085, i3 0"   --->   Operation 1584 'bitconcatenate' 'shl_ln1171_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1585 [1/1] (0.00ns)   --->   "%sext_ln1171_463 = sext i11 %shl_ln1171_228"   --->   Operation 1585 'sext' 'sext_ln1171_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1586 [1/1] (1.48ns)   --->   "%sub_ln1171_305 = sub i12 0, i12 %sext_ln1171_463"   --->   Operation 1586 'sub' 'sub_ln1171_305' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln717_539 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_305, i32 2, i32 11"   --->   Operation 1587 'partselect' 'trunc_ln717_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1588 [1/1] (1.30ns)   --->   "%sub_ln1171_307 = sub i9 0, i9 %sext_ln1171_459"   --->   Operation 1588 'sub' 'sub_ln1171_307' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1589 [1/1] (0.00ns)   --->   "%trunc_ln717_541 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_307, i32 2, i32 8"   --->   Operation 1589 'partselect' 'trunc_ln717_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1590 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1096, i32 1103"   --->   Operation 1590 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1591 [1/1] (0.00ns)   --->   "%shl_ln1171_230 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_54, i1 0"   --->   Operation 1591 'bitconcatenate' 'shl_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1592 [1/1] (0.00ns)   --->   "%sext_ln1171_465 = sext i9 %shl_ln1171_230"   --->   Operation 1592 'sext' 'sext_ln1171_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1593 [1/1] (1.36ns)   --->   "%sub_ln1171_308 = sub i10 0, i10 %sext_ln1171_465"   --->   Operation 1593 'sub' 'sub_ln1171_308' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1594 [1/1] (0.00ns)   --->   "%trunc_ln717_542 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_308, i32 2, i32 9"   --->   Operation 1594 'partselect' 'trunc_ln717_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1595 [1/1] (0.00ns)   --->   "%trunc_ln38_88 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1112, i32 1119" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1595 'partselect' 'trunc_ln38_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1596 [1/1] (0.00ns)   --->   "%sext_ln717_133 = sext i8 %trunc_ln38_88"   --->   Operation 1596 'sext' 'sext_ln717_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1597 [1/1] (0.00ns)   --->   "%trunc_ln717_543 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1114, i32 1119"   --->   Operation 1597 'partselect' 'trunc_ln717_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1598 [1/1] (5.28ns)   --->   "%mul_ln1171_110 = mul i13 %sext_ln717_133, i13 11"   --->   Operation 1598 'mul' 'mul_ln1171_110' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1599 [1/1] (0.00ns)   --->   "%trunc_ln717_544 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_110, i32 2, i32 12"   --->   Operation 1599 'partselect' 'trunc_ln717_544' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1600 [1/1] (0.00ns)   --->   "%trunc_ln717_546 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1130, i32 1135"   --->   Operation 1600 'partselect' 'trunc_ln717_546' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1601 [1/1] (0.00ns)   --->   "%trunc_ln717_547 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1129, i32 1135"   --->   Operation 1601 'partselect' 'trunc_ln717_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1602 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1128, i32 1135"   --->   Operation 1602 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1603 [1/1] (0.00ns)   --->   "%shl_ln1171_233 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_55, i1 0"   --->   Operation 1603 'bitconcatenate' 'shl_ln1171_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1604 [1/1] (0.00ns)   --->   "%sext_ln1171_468 = sext i9 %shl_ln1171_233"   --->   Operation 1604 'sext' 'sext_ln1171_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1605 [1/1] (1.36ns)   --->   "%sub_ln1171_310 = sub i10 0, i10 %sext_ln1171_468"   --->   Operation 1605 'sub' 'sub_ln1171_310' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1606 [1/1] (0.00ns)   --->   "%trunc_ln717_548 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_310, i32 2, i32 9"   --->   Operation 1606 'partselect' 'trunc_ln717_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln38_89 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1136, i32 1143" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1607 'partselect' 'trunc_ln38_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1608 [1/1] (0.00ns)   --->   "%sext_ln1171_469 = sext i8 %trunc_ln38_89"   --->   Operation 1608 'sext' 'sext_ln1171_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1609 [1/1] (0.00ns)   --->   "%sext_ln1171_470 = sext i8 %trunc_ln38_89"   --->   Operation 1609 'sext' 'sext_ln1171_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1610 [1/1] (0.00ns)   --->   "%shl_ln1171_234 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_89, i3 0"   --->   Operation 1610 'bitconcatenate' 'shl_ln1171_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1611 [1/1] (0.00ns)   --->   "%sext_ln1171_471 = sext i11 %shl_ln1171_234"   --->   Operation 1611 'sext' 'sext_ln1171_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1612 [1/1] (1.48ns)   --->   "%sub_ln1171_311 = sub i12 0, i12 %sext_ln1171_471"   --->   Operation 1612 'sub' 'sub_ln1171_311' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1613 [1/1] (0.00ns)   --->   "%trunc_ln717_549 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_311, i32 2, i32 11"   --->   Operation 1613 'partselect' 'trunc_ln717_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1614 [1/1] (0.00ns)   --->   "%shl_ln1171_235 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_89, i4 0"   --->   Operation 1614 'bitconcatenate' 'shl_ln1171_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1615 [1/1] (0.00ns)   --->   "%sext_ln1171_472 = sext i12 %shl_ln1171_235"   --->   Operation 1615 'sext' 'sext_ln1171_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1616 [1/1] (0.00ns)   --->   "%shl_ln1171_236 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_89, i2 0"   --->   Operation 1616 'bitconcatenate' 'shl_ln1171_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1617 [1/1] (0.00ns)   --->   "%sext_ln1171_473 = sext i10 %shl_ln1171_236"   --->   Operation 1617 'sext' 'sext_ln1171_473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1618 [1/1] (0.00ns)   --->   "%sext_ln1171_474 = sext i10 %shl_ln1171_236"   --->   Operation 1618 'sext' 'sext_ln1171_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1619 [1/1] (1.54ns)   --->   "%sub_ln1171_312 = sub i13 %sext_ln1171_474, i13 %sext_ln1171_472"   --->   Operation 1619 'sub' 'sub_ln1171_312' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1620 [1/1] (0.00ns)   --->   "%trunc_ln717_550 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_312, i32 2, i32 12"   --->   Operation 1620 'partselect' 'trunc_ln717_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1621 [1/1] (1.41ns)   --->   "%sub_ln1171_313 = sub i11 %sext_ln1171_473, i11 %sext_ln1171_470"   --->   Operation 1621 'sub' 'sub_ln1171_313' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1622 [1/1] (0.00ns)   --->   "%trunc_ln717_551 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_313, i32 2, i32 10"   --->   Operation 1622 'partselect' 'trunc_ln717_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1623 [1/1] (5.28ns)   --->   "%mul_ln1171_111 = mul i14 %sext_ln1171_469, i14 16362"   --->   Operation 1623 'mul' 'mul_ln1171_111' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1624 [1/1] (0.00ns)   --->   "%trunc_ln717_552 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_111, i32 2, i32 13"   --->   Operation 1624 'partselect' 'trunc_ln717_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1625 [1/1] (0.00ns)   --->   "%trunc_ln38_90 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1144, i32 1151" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1625 'partselect' 'trunc_ln38_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1626 [1/1] (0.00ns)   --->   "%sext_ln1171_475 = sext i8 %trunc_ln38_90"   --->   Operation 1626 'sext' 'sext_ln1171_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1627 [1/1] (0.00ns)   --->   "%sext_ln1171_476 = sext i8 %trunc_ln38_90"   --->   Operation 1627 'sext' 'sext_ln1171_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1628 [1/1] (0.00ns)   --->   "%shl_ln1171_237 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_90, i2 0"   --->   Operation 1628 'bitconcatenate' 'shl_ln1171_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1629 [1/1] (0.00ns)   --->   "%sext_ln1171_477 = sext i10 %shl_ln1171_237"   --->   Operation 1629 'sext' 'sext_ln1171_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1630 [1/1] (1.41ns)   --->   "%sub_ln1171_314 = sub i11 %sext_ln1171_477, i11 %sext_ln1171_476"   --->   Operation 1630 'sub' 'sub_ln1171_314' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1631 [1/1] (0.00ns)   --->   "%trunc_ln717_553 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_314, i32 2, i32 10"   --->   Operation 1631 'partselect' 'trunc_ln717_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1632 [1/1] (0.00ns)   --->   "%shl_ln1171_238 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_90, i4 0"   --->   Operation 1632 'bitconcatenate' 'shl_ln1171_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1633 [1/1] (0.00ns)   --->   "%sext_ln1171_478 = sext i12 %shl_ln1171_238"   --->   Operation 1633 'sext' 'sext_ln1171_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1634 [1/1] (1.54ns)   --->   "%sub_ln1171_315 = sub i13 0, i13 %sext_ln1171_478"   --->   Operation 1634 'sub' 'sub_ln1171_315' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1635 [1/1] (0.00ns)   --->   "%trunc_ln717_554 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_315, i32 2, i32 12"   --->   Operation 1635 'partselect' 'trunc_ln717_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_316 = sub i11 0, i11 %sext_ln1171_477"   --->   Operation 1636 'sub' 'sub_ln1171_316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1637 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_317 = sub i11 %sub_ln1171_316, i11 %sext_ln1171_476"   --->   Operation 1637 'sub' 'sub_ln1171_317' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1638 [1/1] (0.00ns)   --->   "%trunc_ln717_555 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_317, i32 2, i32 10"   --->   Operation 1638 'partselect' 'trunc_ln717_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1639 [1/1] (5.28ns)   --->   "%mul_ln1171_112 = mul i13 %sext_ln1171_475, i13 11"   --->   Operation 1639 'mul' 'mul_ln1171_112' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1640 [1/1] (0.00ns)   --->   "%trunc_ln717_556 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_112, i32 2, i32 12"   --->   Operation 1640 'partselect' 'trunc_ln717_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1641 [1/1] (1.41ns)   --->   "%sub_ln1171_661 = sub i11 %sext_ln1171_476, i11 %sext_ln1171_477"   --->   Operation 1641 'sub' 'sub_ln1171_661' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1642 [1/1] (0.00ns)   --->   "%trunc_ln717_557 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_661, i32 2, i32 10"   --->   Operation 1642 'partselect' 'trunc_ln717_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1643 [1/1] (0.00ns)   --->   "%trunc_ln38_91 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1152, i32 1159" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1643 'partselect' 'trunc_ln38_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1644 [1/1] (0.00ns)   --->   "%sext_ln1171_479 = sext i8 %trunc_ln38_91"   --->   Operation 1644 'sext' 'sext_ln1171_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1645 [1/1] (0.00ns)   --->   "%sext_ln1171_480 = sext i8 %trunc_ln38_91"   --->   Operation 1645 'sext' 'sext_ln1171_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1646 [1/1] (0.00ns)   --->   "%sext_ln1171_481 = sext i8 %trunc_ln38_91"   --->   Operation 1646 'sext' 'sext_ln1171_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1647 [1/1] (0.00ns)   --->   "%shl_ln1171_239 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_91, i4 0"   --->   Operation 1647 'bitconcatenate' 'shl_ln1171_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1648 [1/1] (0.00ns)   --->   "%sext_ln1171_482 = sext i12 %shl_ln1171_239"   --->   Operation 1648 'sext' 'sext_ln1171_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_318 = sub i13 0, i13 %sext_ln1171_482"   --->   Operation 1649 'sub' 'sub_ln1171_318' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1650 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_319 = sub i13 %sub_ln1171_318, i13 %sext_ln1171_481"   --->   Operation 1650 'sub' 'sub_ln1171_319' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1651 [1/1] (0.00ns)   --->   "%trunc_ln717_558 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_319, i32 2, i32 12"   --->   Operation 1651 'partselect' 'trunc_ln717_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1652 [1/1] (0.00ns)   --->   "%shl_ln1171_240 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_91, i2 0"   --->   Operation 1652 'bitconcatenate' 'shl_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1653 [1/1] (0.00ns)   --->   "%sext_ln1171_483 = sext i10 %shl_ln1171_240"   --->   Operation 1653 'sext' 'sext_ln1171_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1654 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_320 = sub i11 0, i11 %sext_ln1171_483"   --->   Operation 1654 'sub' 'sub_ln1171_320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1655 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_321 = sub i11 %sub_ln1171_320, i11 %sext_ln1171_480"   --->   Operation 1655 'sub' 'sub_ln1171_321' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1656 [1/1] (0.00ns)   --->   "%trunc_ln717_559 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_321, i32 2, i32 10"   --->   Operation 1656 'partselect' 'trunc_ln717_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1657 [1/1] (0.00ns)   --->   "%trunc_ln717_560 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1153, i32 1159"   --->   Operation 1657 'partselect' 'trunc_ln717_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1658 [1/1] (5.28ns)   --->   "%mul_ln1171_113 = mul i14 %sext_ln1171_479, i14 22"   --->   Operation 1658 'mul' 'mul_ln1171_113' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1659 [1/1] (0.00ns)   --->   "%trunc_ln717_561 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_113, i32 2, i32 13"   --->   Operation 1659 'partselect' 'trunc_ln717_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1660 [1/1] (0.00ns)   --->   "%trunc_ln38_92 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1160, i32 1167" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1660 'partselect' 'trunc_ln38_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1661 [1/1] (0.00ns)   --->   "%sext_ln717_136 = sext i8 %trunc_ln38_92"   --->   Operation 1661 'sext' 'sext_ln717_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1662 [1/1] (0.00ns)   --->   "%trunc_ln717_563 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1162, i32 1167"   --->   Operation 1662 'partselect' 'trunc_ln717_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1663 [1/1] (1.30ns)   --->   "%sub_ln1171_324 = sub i9 0, i9 %sext_ln717_136"   --->   Operation 1663 'sub' 'sub_ln1171_324' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1664 [1/1] (0.00ns)   --->   "%trunc_ln717_564 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_324, i32 2, i32 8"   --->   Operation 1664 'partselect' 'trunc_ln717_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1665 [1/1] (0.00ns)   --->   "%trunc_ln38_93 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1176, i32 1183" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1665 'partselect' 'trunc_ln38_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1666 [1/1] (0.00ns)   --->   "%sext_ln1171_486 = sext i8 %trunc_ln38_93"   --->   Operation 1666 'sext' 'sext_ln1171_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1667 [1/1] (0.00ns)   --->   "%sext_ln1171_487 = sext i8 %trunc_ln38_93"   --->   Operation 1667 'sext' 'sext_ln1171_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1668 [1/1] (0.00ns)   --->   "%sext_ln1171_488 = sext i8 %trunc_ln38_93"   --->   Operation 1668 'sext' 'sext_ln1171_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1669 [1/1] (0.00ns)   --->   "%tmp_56 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_93, i3 0"   --->   Operation 1669 'bitconcatenate' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1670 [1/1] (0.00ns)   --->   "%sext_ln1171_992 = sext i11 %tmp_56"   --->   Operation 1670 'sext' 'sext_ln1171_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1671 [1/1] (1.48ns)   --->   "%sub_ln1171_662 = sub i12 %sext_ln1171_488, i12 %sext_ln1171_992"   --->   Operation 1671 'sub' 'sub_ln1171_662' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1672 [1/1] (0.00ns)   --->   "%trunc_ln717_565 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_662, i32 2, i32 11"   --->   Operation 1672 'partselect' 'trunc_ln717_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1673 [1/1] (5.28ns)   --->   "%mul_ln1171_114 = mul i13 %sext_ln1171_487, i13 8181"   --->   Operation 1673 'mul' 'mul_ln1171_114' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1674 [1/1] (0.00ns)   --->   "%trunc_ln717_566 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_114, i32 2, i32 12"   --->   Operation 1674 'partselect' 'trunc_ln717_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1675 [1/1] (0.00ns)   --->   "%shl_ln1171_243 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_93, i4 0"   --->   Operation 1675 'bitconcatenate' 'shl_ln1171_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1676 [1/1] (0.00ns)   --->   "%sext_ln1171_489 = sext i12 %shl_ln1171_243"   --->   Operation 1676 'sext' 'sext_ln1171_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1677 [1/1] (0.00ns)   --->   "%shl_ln1171_244 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_93, i1 0"   --->   Operation 1677 'bitconcatenate' 'shl_ln1171_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1678 [1/1] (0.00ns)   --->   "%sext_ln1171_490 = sext i9 %shl_ln1171_244"   --->   Operation 1678 'sext' 'sext_ln1171_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1679 [1/1] (1.54ns)   --->   "%sub_ln1171_325 = sub i13 %sext_ln1171_490, i13 %sext_ln1171_489"   --->   Operation 1679 'sub' 'sub_ln1171_325' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1680 [1/1] (0.00ns)   --->   "%trunc_ln717_567 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_325, i32 2, i32 12"   --->   Operation 1680 'partselect' 'trunc_ln717_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1681 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_326 = sub i13 0, i13 %sext_ln1171_489"   --->   Operation 1681 'sub' 'sub_ln1171_326' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1682 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_327 = sub i13 %sub_ln1171_326, i13 %sext_ln1171_490"   --->   Operation 1682 'sub' 'sub_ln1171_327' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1683 [1/1] (0.00ns)   --->   "%trunc_ln717_568 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_327, i32 2, i32 12"   --->   Operation 1683 'partselect' 'trunc_ln717_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1684 [1/1] (1.54ns)   --->   "%add_ln1171_33 = add i13 %sext_ln1171_489, i13 %sext_ln1171_490"   --->   Operation 1684 'add' 'add_ln1171_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1685 [1/1] (0.00ns)   --->   "%trunc_ln717_569 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_33, i32 2, i32 12"   --->   Operation 1685 'partselect' 'trunc_ln717_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1686 [1/1] (0.00ns)   --->   "%tmp_57 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_93, i2 0"   --->   Operation 1686 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1687 [1/1] (0.00ns)   --->   "%sext_ln1171_993 = sext i10 %tmp_57"   --->   Operation 1687 'sext' 'sext_ln1171_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1688 [1/1] (1.41ns)   --->   "%sub_ln1171_663 = sub i11 %sext_ln1171_486, i11 %sext_ln1171_993"   --->   Operation 1688 'sub' 'sub_ln1171_663' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1689 [1/1] (0.00ns)   --->   "%trunc_ln717_570 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_663, i32 2, i32 10"   --->   Operation 1689 'partselect' 'trunc_ln717_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1690 [1/1] (0.00ns)   --->   "%trunc_ln38_94 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1184, i32 1191" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1690 'partselect' 'trunc_ln38_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1691 [1/1] (0.00ns)   --->   "%sext_ln717_137 = sext i8 %trunc_ln38_94"   --->   Operation 1691 'sext' 'sext_ln717_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1692 [1/1] (0.00ns)   --->   "%trunc_ln717_571 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1185, i32 1191"   --->   Operation 1692 'partselect' 'trunc_ln717_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1693 [1/1] (0.00ns)   --->   "%trunc_ln717_572 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1186, i32 1191"   --->   Operation 1693 'partselect' 'trunc_ln717_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1694 [1/1] (1.30ns)   --->   "%sub_ln1171_328 = sub i9 0, i9 %sext_ln717_137"   --->   Operation 1694 'sub' 'sub_ln1171_328' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1695 [1/1] (0.00ns)   --->   "%trunc_ln717_573 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_328, i32 2, i32 8"   --->   Operation 1695 'partselect' 'trunc_ln717_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1696 [1/1] (0.00ns)   --->   "%trunc_ln38_95 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1200, i32 1207" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1696 'partselect' 'trunc_ln38_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1697 [1/1] (0.00ns)   --->   "%sext_ln1171_491 = sext i8 %trunc_ln38_95"   --->   Operation 1697 'sext' 'sext_ln1171_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1698 [1/1] (0.00ns)   --->   "%sext_ln1171_492 = sext i8 %trunc_ln38_95"   --->   Operation 1698 'sext' 'sext_ln1171_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1699 [1/1] (0.00ns)   --->   "%shl_ln1171_245 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_95, i2 0"   --->   Operation 1699 'bitconcatenate' 'shl_ln1171_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1700 [1/1] (0.00ns)   --->   "%sext_ln1171_493 = sext i10 %shl_ln1171_245"   --->   Operation 1700 'sext' 'sext_ln1171_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1701 [1/1] (1.41ns)   --->   "%sub_ln1171_329 = sub i11 %sext_ln1171_493, i11 %sext_ln1171_492"   --->   Operation 1701 'sub' 'sub_ln1171_329' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1702 [1/1] (0.00ns)   --->   "%trunc_ln717_574 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_329, i32 2, i32 10"   --->   Operation 1702 'partselect' 'trunc_ln717_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1703 [1/1] (0.00ns)   --->   "%trunc_ln717_575 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1201, i32 1207"   --->   Operation 1703 'partselect' 'trunc_ln717_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1704 [1/1] (1.30ns)   --->   "%sub_ln1171_330 = sub i9 0, i9 %sext_ln1171_491"   --->   Operation 1704 'sub' 'sub_ln1171_330' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1705 [1/1] (0.00ns)   --->   "%trunc_ln717_576 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_330, i32 2, i32 8"   --->   Operation 1705 'partselect' 'trunc_ln717_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1706 [1/1] (0.00ns)   --->   "%sext_ln38_83 = sext i7 %trunc_ln717_576" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1706 'sext' 'sext_ln38_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1707 [1/1] (0.00ns)   --->   "%trunc_ln38_96 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1224, i32 1231" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1707 'partselect' 'trunc_ln38_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1708 [1/1] (0.00ns)   --->   "%sext_ln717_139 = sext i8 %trunc_ln38_96"   --->   Operation 1708 'sext' 'sext_ln717_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1709 [1/1] (0.00ns)   --->   "%trunc_ln717_577 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1226, i32 1231"   --->   Operation 1709 'partselect' 'trunc_ln717_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1710 [1/1] (0.00ns)   --->   "%shl_ln1171_246 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_96, i2 0"   --->   Operation 1710 'bitconcatenate' 'shl_ln1171_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1711 [1/1] (0.00ns)   --->   "%sext_ln1171_494 = sext i10 %shl_ln1171_246"   --->   Operation 1711 'sext' 'sext_ln1171_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1712 [1/1] (1.41ns)   --->   "%sub_ln1171_331 = sub i11 %sext_ln1171_494, i11 %sext_ln717_139"   --->   Operation 1712 'sub' 'sub_ln1171_331' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1713 [1/1] (0.00ns)   --->   "%trunc_ln717_578 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_331, i32 2, i32 10"   --->   Operation 1713 'partselect' 'trunc_ln717_578' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1714 [1/1] (0.00ns)   --->   "%trunc_ln717_579 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1225, i32 1231"   --->   Operation 1714 'partselect' 'trunc_ln717_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1715 [1/1] (0.00ns)   --->   "%shl_ln1171_247 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_96, i1 0"   --->   Operation 1715 'bitconcatenate' 'shl_ln1171_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1716 [1/1] (0.00ns)   --->   "%sext_ln1171_495 = sext i9 %shl_ln1171_247"   --->   Operation 1716 'sext' 'sext_ln1171_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1717 [1/1] (1.36ns)   --->   "%sub_ln1171_332 = sub i10 0, i10 %sext_ln1171_495"   --->   Operation 1717 'sub' 'sub_ln1171_332' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1718 [1/1] (0.00ns)   --->   "%trunc_ln717_580 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_332, i32 2, i32 9"   --->   Operation 1718 'partselect' 'trunc_ln717_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1719 [1/1] (0.00ns)   --->   "%sext_ln38_85 = sext i8 %trunc_ln717_580" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1719 'sext' 'sext_ln38_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1720 [1/1] (0.00ns)   --->   "%mult_V_1238 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1232, i32 1239" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1720 'partselect' 'mult_V_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1721 [1/1] (0.00ns)   --->   "%sext_ln1171_496 = sext i8 %mult_V_1238"   --->   Operation 1721 'sext' 'sext_ln1171_496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1722 [1/1] (0.00ns)   --->   "%shl_ln1171_248 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1238, i3 0"   --->   Operation 1722 'bitconcatenate' 'shl_ln1171_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1723 [1/1] (0.00ns)   --->   "%sext_ln1171_497 = sext i11 %shl_ln1171_248"   --->   Operation 1723 'sext' 'sext_ln1171_497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1724 [1/1] (1.48ns)   --->   "%sub_ln1171_333 = sub i12 %sext_ln1171_497, i12 %sext_ln1171_496"   --->   Operation 1724 'sub' 'sub_ln1171_333' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1725 [1/1] (0.00ns)   --->   "%trunc_ln717_581 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_333, i32 2, i32 11"   --->   Operation 1725 'partselect' 'trunc_ln717_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1726 [1/1] (0.00ns)   --->   "%trunc_ln717_582 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1233, i32 1239"   --->   Operation 1726 'partselect' 'trunc_ln717_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1727 [1/1] (0.00ns)   --->   "%shl_ln1171_249 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1238, i1 0"   --->   Operation 1727 'bitconcatenate' 'shl_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1728 [1/1] (0.00ns)   --->   "%sext_ln1171_498 = sext i9 %shl_ln1171_249"   --->   Operation 1728 'sext' 'sext_ln1171_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1729 [1/1] (1.48ns)   --->   "%sub_ln1171_334 = sub i12 %sext_ln1171_498, i12 %sext_ln1171_497"   --->   Operation 1729 'sub' 'sub_ln1171_334' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1730 [1/1] (0.00ns)   --->   "%trunc_ln717_583 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_334, i32 2, i32 11"   --->   Operation 1730 'partselect' 'trunc_ln717_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1731 [1/1] (0.00ns)   --->   "%trunc_ln38_97 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1240, i32 1247" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1731 'partselect' 'trunc_ln38_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1732 [1/1] (0.00ns)   --->   "%sext_ln1171_499 = sext i8 %trunc_ln38_97"   --->   Operation 1732 'sext' 'sext_ln1171_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1733 [1/1] (0.00ns)   --->   "%shl_ln1171_250 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_97, i3 0"   --->   Operation 1733 'bitconcatenate' 'shl_ln1171_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1734 [1/1] (0.00ns)   --->   "%sext_ln1171_500 = sext i11 %shl_ln1171_250"   --->   Operation 1734 'sext' 'sext_ln1171_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1735 [1/1] (0.00ns)   --->   "%shl_ln1171_251 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_97, i1 0"   --->   Operation 1735 'bitconcatenate' 'shl_ln1171_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1736 [1/1] (0.00ns)   --->   "%sext_ln1171_501 = sext i9 %shl_ln1171_251"   --->   Operation 1736 'sext' 'sext_ln1171_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1737 [1/1] (0.00ns)   --->   "%sext_ln1171_502 = sext i9 %shl_ln1171_251"   --->   Operation 1737 'sext' 'sext_ln1171_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1738 [1/1] (1.48ns)   --->   "%sub_ln1171_335 = sub i12 %sext_ln1171_500, i12 %sext_ln1171_502"   --->   Operation 1738 'sub' 'sub_ln1171_335' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1739 [1/1] (0.00ns)   --->   "%trunc_ln717_584 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_335, i32 2, i32 11"   --->   Operation 1739 'partselect' 'trunc_ln717_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1740 [1/1] (0.00ns)   --->   "%tmp_58 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_97, i2 0"   --->   Operation 1740 'bitconcatenate' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1741 [1/1] (0.00ns)   --->   "%sext_ln1171_994 = sext i10 %tmp_58"   --->   Operation 1741 'sext' 'sext_ln1171_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1742 [1/1] (1.41ns)   --->   "%sub_ln1171_664 = sub i11 %sext_ln1171_499, i11 %sext_ln1171_994"   --->   Operation 1742 'sub' 'sub_ln1171_664' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1743 [1/1] (0.00ns)   --->   "%trunc_ln717_585 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_664, i32 2, i32 10"   --->   Operation 1743 'partselect' 'trunc_ln717_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1744 [1/1] (0.00ns)   --->   "%sext_ln1171_1218 = sext i9 %trunc_ln717_585"   --->   Operation 1744 'sext' 'sext_ln1171_1218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_336 = sub i12 0, i12 %sext_ln1171_500"   --->   Operation 1745 'sub' 'sub_ln1171_336' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1746 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_337 = sub i12 %sub_ln1171_336, i12 %sext_ln1171_502"   --->   Operation 1746 'sub' 'sub_ln1171_337' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1747 [1/1] (0.00ns)   --->   "%trunc_ln717_586 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_337, i32 2, i32 11"   --->   Operation 1747 'partselect' 'trunc_ln717_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1748 [1/1] (1.36ns)   --->   "%sub_ln1171_338 = sub i10 0, i10 %sext_ln1171_501"   --->   Operation 1748 'sub' 'sub_ln1171_338' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1749 [1/1] (0.00ns)   --->   "%trunc_ln717_587 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_338, i32 2, i32 9"   --->   Operation 1749 'partselect' 'trunc_ln717_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1750 [1/1] (0.00ns)   --->   "%trunc_ln38_98 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1248, i32 1255" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1750 'partselect' 'trunc_ln38_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1751 [1/1] (0.00ns)   --->   "%sext_ln1171_503 = sext i8 %trunc_ln38_98"   --->   Operation 1751 'sext' 'sext_ln1171_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1752 [1/1] (0.00ns)   --->   "%sext_ln1171_504 = sext i8 %trunc_ln38_98"   --->   Operation 1752 'sext' 'sext_ln1171_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1753 [1/1] (0.00ns)   --->   "%shl_ln1171_252 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_98, i3 0"   --->   Operation 1753 'bitconcatenate' 'shl_ln1171_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1754 [1/1] (0.00ns)   --->   "%sext_ln1171_505 = sext i11 %shl_ln1171_252"   --->   Operation 1754 'sext' 'sext_ln1171_505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1755 [1/1] (1.48ns)   --->   "%add_ln1171_34 = add i12 %sext_ln1171_505, i12 %sext_ln1171_504"   --->   Operation 1755 'add' 'add_ln1171_34' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1756 [1/1] (0.00ns)   --->   "%trunc_ln717_588 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_34, i32 2, i32 11"   --->   Operation 1756 'partselect' 'trunc_ln717_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1757 [1/1] (0.00ns)   --->   "%sext_ln1171_1220 = sext i10 %trunc_ln717_588"   --->   Operation 1757 'sext' 'sext_ln1171_1220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1758 [1/1] (0.00ns)   --->   "%shl_ln1171_253 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_98, i4 0"   --->   Operation 1758 'bitconcatenate' 'shl_ln1171_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1759 [1/1] (0.00ns)   --->   "%sext_ln1171_506 = sext i12 %shl_ln1171_253"   --->   Operation 1759 'sext' 'sext_ln1171_506' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1760 [1/1] (0.00ns)   --->   "%shl_ln1171_254 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_98, i2 0"   --->   Operation 1760 'bitconcatenate' 'shl_ln1171_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1761 [1/1] (0.00ns)   --->   "%sext_ln1171_507 = sext i10 %shl_ln1171_254"   --->   Operation 1761 'sext' 'sext_ln1171_507' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1762 [1/1] (1.54ns)   --->   "%add_ln1171_35 = add i13 %sext_ln1171_506, i13 %sext_ln1171_507"   --->   Operation 1762 'add' 'add_ln1171_35' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1763 [1/1] (0.00ns)   --->   "%trunc_ln717_589 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_35, i32 2, i32 12"   --->   Operation 1763 'partselect' 'trunc_ln717_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1764 [1/1] (0.00ns)   --->   "%trunc_ln717_590 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1250, i32 1255"   --->   Operation 1764 'partselect' 'trunc_ln717_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1765 [1/1] (1.30ns)   --->   "%sub_ln1171_339 = sub i9 0, i9 %sext_ln1171_503"   --->   Operation 1765 'sub' 'sub_ln1171_339' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1766 [1/1] (0.00ns)   --->   "%trunc_ln717_591 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_339, i32 2, i32 8"   --->   Operation 1766 'partselect' 'trunc_ln717_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1767 [1/1] (1.48ns)   --->   "%sub_ln1171_340 = sub i12 %sext_ln1171_505, i12 %sext_ln1171_504"   --->   Operation 1767 'sub' 'sub_ln1171_340' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1768 [1/1] (0.00ns)   --->   "%trunc_ln717_592 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_340, i32 2, i32 11"   --->   Operation 1768 'partselect' 'trunc_ln717_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1769 [1/1] (0.00ns)   --->   "%sext_ln38_88 = sext i10 %trunc_ln717_592" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1769 'sext' 'sext_ln38_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1770 [1/1] (0.00ns)   --->   "%trunc_ln38_99 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1256, i32 1263" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1770 'partselect' 'trunc_ln38_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1771 [1/1] (0.00ns)   --->   "%sext_ln1171_508 = sext i8 %trunc_ln38_99"   --->   Operation 1771 'sext' 'sext_ln1171_508' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1772 [1/1] (0.00ns)   --->   "%shl_ln1171_255 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_99, i2 0"   --->   Operation 1772 'bitconcatenate' 'shl_ln1171_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1773 [1/1] (0.00ns)   --->   "%sext_ln1171_509 = sext i10 %shl_ln1171_255"   --->   Operation 1773 'sext' 'sext_ln1171_509' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1774 [1/1] (1.41ns)   --->   "%sub_ln1171_341 = sub i11 %sext_ln1171_509, i11 %sext_ln1171_508"   --->   Operation 1774 'sub' 'sub_ln1171_341' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1775 [1/1] (0.00ns)   --->   "%trunc_ln717_593 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_341, i32 2, i32 10"   --->   Operation 1775 'partselect' 'trunc_ln717_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1776 [1/1] (0.00ns)   --->   "%sext_ln1171_1222 = sext i9 %trunc_ln717_593"   --->   Operation 1776 'sext' 'sext_ln1171_1222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1777 [1/1] (0.00ns)   --->   "%shl_ln1171_256 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_99, i3 0"   --->   Operation 1777 'bitconcatenate' 'shl_ln1171_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1778 [1/1] (0.00ns)   --->   "%sext_ln1171_510 = sext i11 %shl_ln1171_256"   --->   Operation 1778 'sext' 'sext_ln1171_510' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1779 [1/1] (0.00ns)   --->   "%shl_ln1171_257 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_99, i1 0"   --->   Operation 1779 'bitconcatenate' 'shl_ln1171_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1780 [1/1] (0.00ns)   --->   "%sext_ln1171_511 = sext i9 %shl_ln1171_257"   --->   Operation 1780 'sext' 'sext_ln1171_511' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1781 [1/1] (1.48ns)   --->   "%sub_ln1171_342 = sub i12 %sext_ln1171_510, i12 %sext_ln1171_511"   --->   Operation 1781 'sub' 'sub_ln1171_342' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1782 [1/1] (0.00ns)   --->   "%trunc_ln717_594 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_342, i32 2, i32 11"   --->   Operation 1782 'partselect' 'trunc_ln717_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1783 [1/1] (1.41ns)   --->   "%add_ln1171_36 = add i11 %sext_ln1171_509, i11 %sext_ln1171_508"   --->   Operation 1783 'add' 'add_ln1171_36' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1784 [1/1] (0.00ns)   --->   "%trunc_ln717_595 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_36, i32 2, i32 10"   --->   Operation 1784 'partselect' 'trunc_ln717_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1785 [1/1] (0.00ns)   --->   "%sext_ln1171_1224 = sext i9 %trunc_ln717_595"   --->   Operation 1785 'sext' 'sext_ln1171_1224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1786 [1/1] (1.41ns)   --->   "%sub_ln1171_343 = sub i11 0, i11 %sext_ln1171_509"   --->   Operation 1786 'sub' 'sub_ln1171_343' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1787 [1/1] (0.00ns)   --->   "%trunc_ln717_596 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_343, i32 2, i32 10"   --->   Operation 1787 'partselect' 'trunc_ln717_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1788 [1/1] (0.00ns)   --->   "%trunc_ln717_597 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1258, i32 1263"   --->   Operation 1788 'partselect' 'trunc_ln717_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1789 [1/1] (0.00ns)   --->   "%trunc_ln717_598 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1257, i32 1263"   --->   Operation 1789 'partselect' 'trunc_ln717_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1790 [1/1] (0.00ns)   --->   "%trunc_ln38_100 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1264, i32 1271" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1790 'partselect' 'trunc_ln38_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1791 [1/1] (0.00ns)   --->   "%sext_ln1171_512 = sext i8 %trunc_ln38_100"   --->   Operation 1791 'sext' 'sext_ln1171_512' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1792 [1/1] (0.00ns)   --->   "%sext_ln1171_513 = sext i8 %trunc_ln38_100"   --->   Operation 1792 'sext' 'sext_ln1171_513' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1793 [1/1] (5.28ns)   --->   "%mul_ln1171_115 = mul i14 %sext_ln1171_513, i14 23"   --->   Operation 1793 'mul' 'mul_ln1171_115' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1794 [1/1] (0.00ns)   --->   "%trunc_ln717_599 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_115, i32 2, i32 13"   --->   Operation 1794 'partselect' 'trunc_ln717_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1795 [1/1] (0.00ns)   --->   "%trunc_ln717_600 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1266, i32 1271"   --->   Operation 1795 'partselect' 'trunc_ln717_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1796 [1/1] (1.30ns)   --->   "%sub_ln1171_344 = sub i9 0, i9 %sext_ln1171_512"   --->   Operation 1796 'sub' 'sub_ln1171_344' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1797 [1/1] (0.00ns)   --->   "%trunc_ln717_601 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_344, i32 2, i32 8"   --->   Operation 1797 'partselect' 'trunc_ln717_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1798 [1/1] (0.00ns)   --->   "%sext_ln1171_1225 = sext i7 %trunc_ln717_601"   --->   Operation 1798 'sext' 'sext_ln1171_1225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1799 [1/1] (0.00ns)   --->   "%shl_ln1171_258 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_100, i1 0"   --->   Operation 1799 'bitconcatenate' 'shl_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1800 [1/1] (0.00ns)   --->   "%sext_ln1171_514 = sext i9 %shl_ln1171_258"   --->   Operation 1800 'sext' 'sext_ln1171_514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1801 [1/1] (1.36ns)   --->   "%sub_ln1171_345 = sub i10 0, i10 %sext_ln1171_514"   --->   Operation 1801 'sub' 'sub_ln1171_345' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1802 [1/1] (0.00ns)   --->   "%trunc_ln717_602 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_345, i32 2, i32 9"   --->   Operation 1802 'partselect' 'trunc_ln717_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1803 [1/1] (0.00ns)   --->   "%trunc_ln717_603 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1265, i32 1271"   --->   Operation 1803 'partselect' 'trunc_ln717_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1804 [1/1] (0.00ns)   --->   "%mult_V_1286 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1280, i32 1287" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1804 'partselect' 'mult_V_1286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1805 [1/1] (0.00ns)   --->   "%shl_ln1171_259 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1286, i1 0"   --->   Operation 1805 'bitconcatenate' 'shl_ln1171_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1806 [1/1] (0.00ns)   --->   "%sext_ln1171_515 = sext i9 %shl_ln1171_259"   --->   Operation 1806 'sext' 'sext_ln1171_515' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1807 [1/1] (1.36ns)   --->   "%sub_ln1171_346 = sub i10 0, i10 %sext_ln1171_515"   --->   Operation 1807 'sub' 'sub_ln1171_346' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1808 [1/1] (0.00ns)   --->   "%trunc_ln717_604 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_346, i32 2, i32 9"   --->   Operation 1808 'partselect' 'trunc_ln717_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1809 [1/1] (0.00ns)   --->   "%sext_ln717_149 = sext i8 %mult_V_1286"   --->   Operation 1809 'sext' 'sext_ln717_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1810 [1/1] (0.00ns)   --->   "%sext_ln42_37 = sext i9 %shl_ln1171_259" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1810 'sext' 'sext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1811 [1/1] (0.00ns)   --->   "%trunc_ln38_101 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1288, i32 1295" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1811 'partselect' 'trunc_ln38_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1812 [1/1] (0.00ns)   --->   "%sext_ln717_150 = sext i8 %trunc_ln38_101"   --->   Operation 1812 'sext' 'sext_ln717_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1813 [1/1] (0.00ns)   --->   "%sext_ln717_151 = sext i8 %trunc_ln38_101"   --->   Operation 1813 'sext' 'sext_ln717_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1814 [1/1] (0.00ns)   --->   "%sext_ln717_152 = sext i8 %trunc_ln38_101"   --->   Operation 1814 'sext' 'sext_ln717_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1815 [1/1] (0.00ns)   --->   "%trunc_ln717_605 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1289, i32 1295"   --->   Operation 1815 'partselect' 'trunc_ln717_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1816 [1/1] (0.00ns)   --->   "%shl_ln1171_260 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_101, i3 0"   --->   Operation 1816 'bitconcatenate' 'shl_ln1171_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1817 [1/1] (0.00ns)   --->   "%sext_ln1171_516 = sext i11 %shl_ln1171_260"   --->   Operation 1817 'sext' 'sext_ln1171_516' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1818 [1/1] (1.48ns)   --->   "%sub_ln1171_347 = sub i12 %sext_ln1171_516, i12 %sext_ln717_151"   --->   Operation 1818 'sub' 'sub_ln1171_347' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1819 [1/1] (0.00ns)   --->   "%trunc_ln717_606 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_347, i32 2, i32 11"   --->   Operation 1819 'partselect' 'trunc_ln717_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1820 [1/1] (0.00ns)   --->   "%sext_ln1171_1226 = sext i10 %trunc_ln717_606"   --->   Operation 1820 'sext' 'sext_ln1171_1226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1821 [1/1] (0.00ns)   --->   "%shl_ln1171_261 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_101, i2 0"   --->   Operation 1821 'bitconcatenate' 'shl_ln1171_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1822 [1/1] (0.00ns)   --->   "%sext_ln1171_517 = sext i10 %shl_ln1171_261"   --->   Operation 1822 'sext' 'sext_ln1171_517' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1823 [1/1] (1.41ns)   --->   "%add_ln1171_37 = add i11 %sext_ln1171_517, i11 %sext_ln717_152"   --->   Operation 1823 'add' 'add_ln1171_37' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1824 [1/1] (0.00ns)   --->   "%trunc_ln717_607 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_37, i32 2, i32 10"   --->   Operation 1824 'partselect' 'trunc_ln717_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1825 [1/1] (0.00ns)   --->   "%sext_ln1171_1227 = sext i9 %trunc_ln717_607"   --->   Operation 1825 'sext' 'sext_ln1171_1227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1826 [1/1] (0.00ns)   --->   "%shl_ln1171_262 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_101, i4 0"   --->   Operation 1826 'bitconcatenate' 'shl_ln1171_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1827 [1/1] (0.00ns)   --->   "%sext_ln1171_518 = sext i12 %shl_ln1171_262"   --->   Operation 1827 'sext' 'sext_ln1171_518' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1828 [1/1] (1.54ns)   --->   "%sub_ln1171_348 = sub i13 %sext_ln1171_518, i13 %sext_ln717_150"   --->   Operation 1828 'sub' 'sub_ln1171_348' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1829 [1/1] (0.00ns)   --->   "%trunc_ln717_608 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_348, i32 2, i32 12"   --->   Operation 1829 'partselect' 'trunc_ln717_608' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1830 [1/1] (0.00ns)   --->   "%shl_ln1171_263 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_101, i1 0"   --->   Operation 1830 'bitconcatenate' 'shl_ln1171_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1831 [1/1] (0.00ns)   --->   "%sext_ln1171_519 = sext i9 %shl_ln1171_263"   --->   Operation 1831 'sext' 'sext_ln1171_519' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1832 [1/1] (0.00ns)   --->   "%sext_ln1171_520 = sext i9 %shl_ln1171_263"   --->   Operation 1832 'sext' 'sext_ln1171_520' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1833 [1/1] (1.48ns)   --->   "%sub_ln1171_349 = sub i12 %sext_ln1171_520, i12 %sext_ln1171_516"   --->   Operation 1833 'sub' 'sub_ln1171_349' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1834 [1/1] (0.00ns)   --->   "%trunc_ln717_609 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_349, i32 2, i32 11"   --->   Operation 1834 'partselect' 'trunc_ln717_609' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1835 [1/1] (1.36ns)   --->   "%sub_ln1171_350 = sub i10 0, i10 %sext_ln1171_519"   --->   Operation 1835 'sub' 'sub_ln1171_350' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1836 [1/1] (0.00ns)   --->   "%trunc_ln717_610 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_350, i32 2, i32 9"   --->   Operation 1836 'partselect' 'trunc_ln717_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1837 [1/1] (0.00ns)   --->   "%sext_ln38_89 = sext i8 %trunc_ln717_610" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1837 'sext' 'sext_ln38_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1838 [1/1] (0.00ns)   --->   "%trunc_ln38_102 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1296, i32 1303" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1838 'partselect' 'trunc_ln38_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1839 [1/1] (0.00ns)   --->   "%sext_ln717_153 = sext i8 %trunc_ln38_102"   --->   Operation 1839 'sext' 'sext_ln717_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1840 [1/1] (0.00ns)   --->   "%sext_ln717_154 = sext i8 %trunc_ln38_102"   --->   Operation 1840 'sext' 'sext_ln717_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1841 [1/1] (0.00ns)   --->   "%sext_ln717_155 = sext i8 %trunc_ln38_102"   --->   Operation 1841 'sext' 'sext_ln717_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1842 [1/1] (0.00ns)   --->   "%trunc_ln717_611 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1297, i32 1303"   --->   Operation 1842 'partselect' 'trunc_ln717_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1843 [1/1] (0.00ns)   --->   "%shl_ln1171_264 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_102, i3 0"   --->   Operation 1843 'bitconcatenate' 'shl_ln1171_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1844 [1/1] (0.00ns)   --->   "%sext_ln1171_521 = sext i11 %shl_ln1171_264"   --->   Operation 1844 'sext' 'sext_ln1171_521' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1845 [1/1] (1.48ns)   --->   "%sub_ln1171_351 = sub i12 %sext_ln1171_521, i12 %sext_ln717_154"   --->   Operation 1845 'sub' 'sub_ln1171_351' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1846 [1/1] (0.00ns)   --->   "%trunc_ln717_612 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_351, i32 2, i32 11"   --->   Operation 1846 'partselect' 'trunc_ln717_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1847 [1/1] (0.00ns)   --->   "%sext_ln717_156 = sext i10 %trunc_ln717_612"   --->   Operation 1847 'sext' 'sext_ln717_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1848 [1/1] (0.00ns)   --->   "%trunc_ln717_613 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1298, i32 1303"   --->   Operation 1848 'partselect' 'trunc_ln717_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1849 [1/1] (0.00ns)   --->   "%tmp_59 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_102, i2 0"   --->   Operation 1849 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1850 [1/1] (0.00ns)   --->   "%sext_ln1171_995 = sext i10 %tmp_59"   --->   Operation 1850 'sext' 'sext_ln1171_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1851 [1/1] (1.41ns)   --->   "%sub_ln1171_665 = sub i11 %sext_ln717_155, i11 %sext_ln1171_995"   --->   Operation 1851 'sub' 'sub_ln1171_665' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1852 [1/1] (0.00ns)   --->   "%trunc_ln717_614 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_665, i32 2, i32 10"   --->   Operation 1852 'partselect' 'trunc_ln717_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1853 [1/1] (5.28ns)   --->   "%mul_ln1171_116 = mul i13 %sext_ln717_153, i13 13"   --->   Operation 1853 'mul' 'mul_ln1171_116' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1854 [1/1] (0.00ns)   --->   "%trunc_ln717_615 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_116, i32 2, i32 12"   --->   Operation 1854 'partselect' 'trunc_ln717_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1855 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1304, i32 1311"   --->   Operation 1855 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1856 [1/1] (0.00ns)   --->   "%shl_ln717_8 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_60, i1 0"   --->   Operation 1856 'bitconcatenate' 'shl_ln717_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1857 [1/1] (0.00ns)   --->   "%sext_ln1171_1231 = sext i9 %shl_ln717_8"   --->   Operation 1857 'sext' 'sext_ln1171_1231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1858 [1/1] (0.00ns)   --->   "%shl_ln1171_265 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_60, i3 0"   --->   Operation 1858 'bitconcatenate' 'shl_ln1171_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1859 [1/1] (0.00ns)   --->   "%sext_ln1171_523 = sext i11 %shl_ln1171_265"   --->   Operation 1859 'sext' 'sext_ln1171_523' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1860 [1/1] (0.00ns)   --->   "%sext_ln1171_525 = sext i9 %shl_ln717_8"   --->   Operation 1860 'sext' 'sext_ln1171_525' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1861 [1/1] (1.48ns)   --->   "%add_ln1171_38 = add i12 %sext_ln1171_523, i12 %sext_ln1171_525"   --->   Operation 1861 'add' 'add_ln1171_38' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1862 [1/1] (0.00ns)   --->   "%trunc_ln717_616 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_38, i32 2, i32 11"   --->   Operation 1862 'partselect' 'trunc_ln717_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1863 [1/1] (0.00ns)   --->   "%shl_ln717_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_60, i2 0"   --->   Operation 1863 'bitconcatenate' 'shl_ln717_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1864 [1/1] (0.00ns)   --->   "%sext_ln1171_1232 = sext i10 %shl_ln717_s"   --->   Operation 1864 'sext' 'sext_ln1171_1232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1865 [1/1] (1.36ns)   --->   "%sub_ln1171_352 = sub i10 0, i10 %sext_ln1171_1231"   --->   Operation 1865 'sub' 'sub_ln1171_352' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1866 [1/1] (0.00ns)   --->   "%trunc_ln717_617 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_352, i32 2, i32 9"   --->   Operation 1866 'partselect' 'trunc_ln717_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1867 [1/1] (0.00ns)   --->   "%sext_ln38_90 = sext i8 %trunc_ln717_617" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1867 'sext' 'sext_ln38_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1868 [1/1] (0.00ns)   --->   "%mult_V_1312 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1312, i32 1319" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1868 'partselect' 'mult_V_1312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1869 [1/1] (0.00ns)   --->   "%sext_ln42_7 = sext i8 %mult_V_1312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1869 'sext' 'sext_ln42_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1870 [1/1] (0.00ns)   --->   "%shl_ln1171_266 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1312, i2 0"   --->   Operation 1870 'bitconcatenate' 'shl_ln1171_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1871 [1/1] (0.00ns)   --->   "%sext_ln1171_527 = sext i10 %shl_ln1171_266"   --->   Operation 1871 'sext' 'sext_ln1171_527' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1872 [1/1] (1.41ns)   --->   "%sub_ln1171_353 = sub i11 0, i11 %sext_ln1171_527"   --->   Operation 1872 'sub' 'sub_ln1171_353' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1873 [1/1] (0.00ns)   --->   "%trunc_ln717_618 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_353, i32 2, i32 10"   --->   Operation 1873 'partselect' 'trunc_ln717_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1874 [1/1] (0.00ns)   --->   "%sext_ln1171_1233 = sext i9 %trunc_ln717_618"   --->   Operation 1874 'sext' 'sext_ln1171_1233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1875 [1/1] (1.41ns)   --->   "%sub_ln1171_354 = sub i11 %sext_ln1171_527, i11 %sext_ln42_7"   --->   Operation 1875 'sub' 'sub_ln1171_354' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1876 [1/1] (0.00ns)   --->   "%trunc_ln717_619 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_354, i32 2, i32 10"   --->   Operation 1876 'partselect' 'trunc_ln717_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1877 [1/1] (0.00ns)   --->   "%sext_ln42_38 = sext i9 %trunc_ln717_619" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1877 'sext' 'sext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1878 [1/1] (0.00ns)   --->   "%shl_ln1171_267 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1312, i3 0"   --->   Operation 1878 'bitconcatenate' 'shl_ln1171_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1879 [1/1] (0.00ns)   --->   "%sext_ln1171_528 = sext i11 %shl_ln1171_267"   --->   Operation 1879 'sext' 'sext_ln1171_528' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1880 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_355 = sub i12 0, i12 %sext_ln1171_528"   --->   Operation 1880 'sub' 'sub_ln1171_355' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1881 [1/1] (0.00ns)   --->   "%shl_ln1171_268 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1312, i1 0"   --->   Operation 1881 'bitconcatenate' 'shl_ln1171_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1882 [1/1] (0.00ns)   --->   "%sext_ln1171_529 = sext i9 %shl_ln1171_268"   --->   Operation 1882 'sext' 'sext_ln1171_529' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1883 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_356 = sub i12 %sub_ln1171_355, i12 %sext_ln1171_529"   --->   Operation 1883 'sub' 'sub_ln1171_356' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 1884 [1/1] (0.00ns)   --->   "%trunc_ln717_620 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_356, i32 2, i32 11"   --->   Operation 1884 'partselect' 'trunc_ln717_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1885 [1/1] (0.00ns)   --->   "%trunc_ln717_621 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1313, i32 1319"   --->   Operation 1885 'partselect' 'trunc_ln717_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1886 [1/1] (0.00ns)   --->   "%mult_V_1322 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1320, i32 1327" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1886 'partselect' 'mult_V_1322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1887 [1/1] (0.00ns)   --->   "%sext_ln1171_530 = sext i8 %mult_V_1322"   --->   Operation 1887 'sext' 'sext_ln1171_530' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1888 [1/1] (0.00ns)   --->   "%sext_ln1171_531 = sext i8 %mult_V_1322"   --->   Operation 1888 'sext' 'sext_ln1171_531' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1889 [1/1] (0.00ns)   --->   "%shl_ln1171_269 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1322, i4 0"   --->   Operation 1889 'bitconcatenate' 'shl_ln1171_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1890 [1/1] (0.00ns)   --->   "%sext_ln1171_532 = sext i12 %shl_ln1171_269"   --->   Operation 1890 'sext' 'sext_ln1171_532' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1891 [1/1] (1.54ns)   --->   "%add_ln1171_39 = add i13 %sext_ln1171_532, i13 %sext_ln1171_531"   --->   Operation 1891 'add' 'add_ln1171_39' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1892 [1/1] (0.00ns)   --->   "%trunc_ln717_622 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_39, i32 2, i32 12"   --->   Operation 1892 'partselect' 'trunc_ln717_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1893 [1/1] (0.00ns)   --->   "%shl_ln1171_270 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1322, i2 0"   --->   Operation 1893 'bitconcatenate' 'shl_ln1171_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1894 [1/1] (0.00ns)   --->   "%sext_ln1171_533 = sext i10 %shl_ln1171_270"   --->   Operation 1894 'sext' 'sext_ln1171_533' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1895 [1/1] (1.41ns)   --->   "%sub_ln1171_357 = sub i11 0, i11 %sext_ln1171_533"   --->   Operation 1895 'sub' 'sub_ln1171_357' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1896 [1/1] (0.00ns)   --->   "%trunc_ln717_623 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_357, i32 2, i32 10"   --->   Operation 1896 'partselect' 'trunc_ln717_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1897 [1/1] (0.00ns)   --->   "%sext_ln42_39 = sext i9 %trunc_ln717_623" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1897 'sext' 'sext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1898 [1/1] (0.00ns)   --->   "%trunc_ln717_624 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1321, i32 1327"   --->   Operation 1898 'partselect' 'trunc_ln717_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1899 [1/1] (0.00ns)   --->   "%shl_ln1171_271 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1322, i1 0"   --->   Operation 1899 'bitconcatenate' 'shl_ln1171_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1900 [1/1] (0.00ns)   --->   "%sext_ln1171_534 = sext i9 %shl_ln1171_271"   --->   Operation 1900 'sext' 'sext_ln1171_534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1901 [1/1] (1.54ns)   --->   "%add_ln1171_40 = add i13 %sext_ln1171_532, i13 %sext_ln1171_534"   --->   Operation 1901 'add' 'add_ln1171_40' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1902 [1/1] (0.00ns)   --->   "%trunc_ln717_625 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_40, i32 2, i32 12"   --->   Operation 1902 'partselect' 'trunc_ln717_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1903 [1/1] (1.30ns)   --->   "%sub_ln1171_358 = sub i9 0, i9 %sext_ln1171_530"   --->   Operation 1903 'sub' 'sub_ln1171_358' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1904 [1/1] (0.00ns)   --->   "%trunc_ln717_626 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_358, i32 2, i32 8"   --->   Operation 1904 'partselect' 'trunc_ln717_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1905 [1/1] (0.00ns)   --->   "%mult_V_1328 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1328, i32 1335" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1905 'partselect' 'mult_V_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1906 [1/1] (0.00ns)   --->   "%sext_ln42_8 = sext i8 %mult_V_1328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1906 'sext' 'sext_ln42_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1907 [1/1] (0.00ns)   --->   "%sext_ln42_9 = sext i8 %mult_V_1328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1907 'sext' 'sext_ln42_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1908 [1/1] (0.00ns)   --->   "%sext_ln42_10 = sext i8 %mult_V_1328" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1908 'sext' 'sext_ln42_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1909 [1/1] (0.00ns)   --->   "%shl_ln1171_272 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1328, i2 0"   --->   Operation 1909 'bitconcatenate' 'shl_ln1171_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1910 [1/1] (0.00ns)   --->   "%sext_ln1171_535 = sext i10 %shl_ln1171_272"   --->   Operation 1910 'sext' 'sext_ln1171_535' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1911 [1/1] (1.41ns)   --->   "%sub_ln1171_359 = sub i11 %sext_ln1171_535, i11 %sext_ln42_10"   --->   Operation 1911 'sub' 'sub_ln1171_359' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1912 [1/1] (0.00ns)   --->   "%trunc_ln717_627 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_359, i32 2, i32 10"   --->   Operation 1912 'partselect' 'trunc_ln717_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1913 [1/1] (0.00ns)   --->   "%sext_ln1171_1236 = sext i9 %trunc_ln717_627"   --->   Operation 1913 'sext' 'sext_ln1171_1236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1914 [1/1] (1.30ns)   --->   "%sub_ln1171_360 = sub i9 0, i9 %sext_ln42_9"   --->   Operation 1914 'sub' 'sub_ln1171_360' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1915 [1/1] (0.00ns)   --->   "%trunc_ln717_628 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_360, i32 2, i32 8"   --->   Operation 1915 'partselect' 'trunc_ln717_628' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1916 [1/1] (0.00ns)   --->   "%sext_ln717_160 = sext i7 %trunc_ln717_628"   --->   Operation 1916 'sext' 'sext_ln717_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1917 [1/1] (0.00ns)   --->   "%sext_ln717_161 = sext i8 %mult_V_1328"   --->   Operation 1917 'sext' 'sext_ln717_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1918 [1/1] (5.28ns)   --->   "%mul_ln1171_117 = mul i13 %sext_ln42_8, i13 11"   --->   Operation 1918 'mul' 'mul_ln1171_117' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1919 [1/1] (0.00ns)   --->   "%trunc_ln717_629 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_117, i32 2, i32 12"   --->   Operation 1919 'partselect' 'trunc_ln717_629' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1920 [1/1] (0.00ns)   --->   "%mult_V_1336 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1336, i32 1343" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1920 'partselect' 'mult_V_1336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1921 [1/1] (0.00ns)   --->   "%sext_ln42_11 = sext i8 %mult_V_1336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1921 'sext' 'sext_ln42_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1922 [1/1] (0.00ns)   --->   "%sext_ln42_12 = sext i8 %mult_V_1336" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 1922 'sext' 'sext_ln42_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1923 [1/1] (0.00ns)   --->   "%shl_ln1171_273 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1336, i3 0"   --->   Operation 1923 'bitconcatenate' 'shl_ln1171_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1924 [1/1] (0.00ns)   --->   "%sext_ln1171_537 = sext i11 %shl_ln1171_273"   --->   Operation 1924 'sext' 'sext_ln1171_537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1925 [1/1] (1.48ns)   --->   "%sub_ln1171_361 = sub i12 %sext_ln1171_537, i12 %sext_ln42_11"   --->   Operation 1925 'sub' 'sub_ln1171_361' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1926 [1/1] (0.00ns)   --->   "%trunc_ln717_630 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_361, i32 2, i32 11"   --->   Operation 1926 'partselect' 'trunc_ln717_630' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1927 [1/1] (0.00ns)   --->   "%sext_ln1171_1238 = sext i10 %trunc_ln717_630"   --->   Operation 1927 'sext' 'sext_ln1171_1238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1928 [1/1] (0.00ns)   --->   "%shl_ln1171_274 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1336, i2 0"   --->   Operation 1928 'bitconcatenate' 'shl_ln1171_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1929 [1/1] (0.00ns)   --->   "%sext_ln1171_538 = sext i10 %shl_ln1171_274"   --->   Operation 1929 'sext' 'sext_ln1171_538' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1930 [1/1] (1.41ns)   --->   "%sub_ln1171_362 = sub i11 %sext_ln1171_538, i11 %sext_ln42_12"   --->   Operation 1930 'sub' 'sub_ln1171_362' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1931 [1/1] (0.00ns)   --->   "%trunc_ln717_631 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_362, i32 2, i32 10"   --->   Operation 1931 'partselect' 'trunc_ln717_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1932 [1/1] (0.00ns)   --->   "%shl_ln1171_275 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1336, i1 0"   --->   Operation 1932 'bitconcatenate' 'shl_ln1171_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1933 [1/1] (0.00ns)   --->   "%sext_ln1171_539 = sext i9 %shl_ln1171_275"   --->   Operation 1933 'sext' 'sext_ln1171_539' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1934 [1/1] (1.48ns)   --->   "%sub_ln1171_363 = sub i12 %sext_ln1171_537, i12 %sext_ln1171_539"   --->   Operation 1934 'sub' 'sub_ln1171_363' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1935 [1/1] (0.00ns)   --->   "%trunc_ln717_632 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_363, i32 2, i32 11"   --->   Operation 1935 'partselect' 'trunc_ln717_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1936 [1/1] (0.00ns)   --->   "%sext_ln717_162 = sext i10 %trunc_ln717_632"   --->   Operation 1936 'sext' 'sext_ln717_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1937 [1/1] (0.00ns)   --->   "%trunc_ln717_633 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1337, i32 1343"   --->   Operation 1937 'partselect' 'trunc_ln717_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1938 [1/1] (0.00ns)   --->   "%trunc_ln717_634 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1346, i32 1351"   --->   Operation 1938 'partselect' 'trunc_ln717_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1939 [1/1] (0.00ns)   --->   "%trunc_ln717_635 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1345, i32 1351"   --->   Operation 1939 'partselect' 'trunc_ln717_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1940 [1/1] (0.00ns)   --->   "%trunc_ln38_103 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1352, i32 1359" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1940 'partselect' 'trunc_ln38_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1941 [1/1] (0.00ns)   --->   "%sext_ln1171_540 = sext i8 %trunc_ln38_103"   --->   Operation 1941 'sext' 'sext_ln1171_540' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1942 [1/1] (0.00ns)   --->   "%shl_ln1171_276 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_103, i1 0"   --->   Operation 1942 'bitconcatenate' 'shl_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1943 [1/1] (0.00ns)   --->   "%sext_ln1171_541 = sext i9 %shl_ln1171_276"   --->   Operation 1943 'sext' 'sext_ln1171_541' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1944 [1/1] (1.36ns)   --->   "%sub_ln1171_364 = sub i10 0, i10 %sext_ln1171_541"   --->   Operation 1944 'sub' 'sub_ln1171_364' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1945 [1/1] (0.00ns)   --->   "%trunc_ln717_636 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_364, i32 2, i32 9"   --->   Operation 1945 'partselect' 'trunc_ln717_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1946 [1/1] (0.00ns)   --->   "%sext_ln1171_1240 = sext i8 %trunc_ln717_636"   --->   Operation 1946 'sext' 'sext_ln1171_1240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1947 [1/1] (0.00ns)   --->   "%shl_ln1171_277 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_103, i2 0"   --->   Operation 1947 'bitconcatenate' 'shl_ln1171_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1948 [1/1] (0.00ns)   --->   "%sext_ln1171_542 = sext i10 %shl_ln1171_277"   --->   Operation 1948 'sext' 'sext_ln1171_542' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1949 [1/1] (1.41ns)   --->   "%sub_ln1171_365 = sub i11 0, i11 %sext_ln1171_542"   --->   Operation 1949 'sub' 'sub_ln1171_365' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1950 [1/1] (0.00ns)   --->   "%trunc_ln717_637 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_365, i32 2, i32 10"   --->   Operation 1950 'partselect' 'trunc_ln717_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1951 [1/1] (0.00ns)   --->   "%trunc_ln717_638 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1354, i32 1359"   --->   Operation 1951 'partselect' 'trunc_ln717_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1952 [1/1] (1.41ns)   --->   "%sub_ln1171_666 = sub i11 %sext_ln1171_540, i11 %sext_ln1171_542"   --->   Operation 1952 'sub' 'sub_ln1171_666' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1953 [1/1] (0.00ns)   --->   "%trunc_ln717_639 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_666, i32 2, i32 10"   --->   Operation 1953 'partselect' 'trunc_ln717_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1954 [1/1] (1.41ns)   --->   "%sub_ln1171_366 = sub i11 %sext_ln1171_542, i11 %sext_ln1171_540"   --->   Operation 1954 'sub' 'sub_ln1171_366' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1955 [1/1] (0.00ns)   --->   "%trunc_ln717_640 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_366, i32 2, i32 10"   --->   Operation 1955 'partselect' 'trunc_ln717_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1956 [1/1] (0.00ns)   --->   "%sext_ln38_93 = sext i9 %trunc_ln717_640" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1956 'sext' 'sext_ln38_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1957 [1/1] (0.00ns)   --->   "%trunc_ln38_104 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1360, i32 1367" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1957 'partselect' 'trunc_ln38_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1958 [1/1] (0.00ns)   --->   "%sext_ln1171_543 = sext i8 %trunc_ln38_104"   --->   Operation 1958 'sext' 'sext_ln1171_543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1959 [1/1] (1.30ns)   --->   "%sub_ln1171_367 = sub i9 0, i9 %sext_ln1171_543"   --->   Operation 1959 'sub' 'sub_ln1171_367' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1960 [1/1] (0.00ns)   --->   "%trunc_ln717_641 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_367, i32 2, i32 8"   --->   Operation 1960 'partselect' 'trunc_ln717_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1961 [1/1] (0.00ns)   --->   "%sext_ln717_164 = sext i7 %trunc_ln717_641"   --->   Operation 1961 'sext' 'sext_ln717_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1962 [1/1] (0.00ns)   --->   "%sext_ln717_165 = sext i7 %trunc_ln717_641"   --->   Operation 1962 'sext' 'sext_ln717_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1963 [1/1] (0.00ns)   --->   "%trunc_ln38_105 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1368, i32 1375" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1963 'partselect' 'trunc_ln38_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1964 [1/1] (0.00ns)   --->   "%sext_ln1171_547 = sext i8 %trunc_ln38_105"   --->   Operation 1964 'sext' 'sext_ln1171_547' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1965 [1/1] (0.00ns)   --->   "%sext_ln1171_548 = sext i8 %trunc_ln38_105"   --->   Operation 1965 'sext' 'sext_ln1171_548' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1966 [1/1] (0.00ns)   --->   "%sext_ln1171_549 = sext i8 %trunc_ln38_105"   --->   Operation 1966 'sext' 'sext_ln1171_549' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1967 [1/1] (0.00ns)   --->   "%shl_ln1171_279 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_105, i1 0"   --->   Operation 1967 'bitconcatenate' 'shl_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1968 [1/1] (0.00ns)   --->   "%sext_ln1171_550 = sext i9 %shl_ln1171_279"   --->   Operation 1968 'sext' 'sext_ln1171_550' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1969 [1/1] (0.00ns)   --->   "%sext_ln1171_551 = sext i9 %shl_ln1171_279"   --->   Operation 1969 'sext' 'sext_ln1171_551' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1970 [1/1] (1.36ns)   --->   "%sub_ln1171_370 = sub i10 0, i10 %sext_ln1171_551"   --->   Operation 1970 'sub' 'sub_ln1171_370' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1971 [1/1] (0.00ns)   --->   "%trunc_ln717_643 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_370, i32 2, i32 9"   --->   Operation 1971 'partselect' 'trunc_ln717_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1972 [1/1] (0.00ns)   --->   "%shl_ln1171_280 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_105, i2 0"   --->   Operation 1972 'bitconcatenate' 'shl_ln1171_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1973 [1/1] (0.00ns)   --->   "%sext_ln1171_552 = sext i10 %shl_ln1171_280"   --->   Operation 1973 'sext' 'sext_ln1171_552' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1974 [1/1] (1.41ns)   --->   "%sub_ln1171_371 = sub i11 %sext_ln1171_552, i11 %sext_ln1171_549"   --->   Operation 1974 'sub' 'sub_ln1171_371' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1975 [1/1] (0.00ns)   --->   "%trunc_ln717_644 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_371, i32 2, i32 10"   --->   Operation 1975 'partselect' 'trunc_ln717_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1976 [1/1] (0.00ns)   --->   "%sext_ln1171_1245 = sext i9 %trunc_ln717_644"   --->   Operation 1976 'sext' 'sext_ln1171_1245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1977 [1/1] (0.00ns)   --->   "%shl_ln1171_281 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_105, i3 0"   --->   Operation 1977 'bitconcatenate' 'shl_ln1171_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1978 [1/1] (0.00ns)   --->   "%sext_ln1171_553 = sext i11 %shl_ln1171_281"   --->   Operation 1978 'sext' 'sext_ln1171_553' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1979 [1/1] (1.48ns)   --->   "%sub_ln1171_372 = sub i12 %sext_ln1171_553, i12 %sext_ln1171_550"   --->   Operation 1979 'sub' 'sub_ln1171_372' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1980 [1/1] (0.00ns)   --->   "%trunc_ln717_645 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_372, i32 2, i32 11"   --->   Operation 1980 'partselect' 'trunc_ln717_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1981 [1/1] (5.28ns)   --->   "%mul_ln1171_118 = mul i14 %sext_ln1171_548, i14 21"   --->   Operation 1981 'mul' 'mul_ln1171_118' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1982 [1/1] (0.00ns)   --->   "%trunc_ln717_646 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_118, i32 2, i32 13"   --->   Operation 1982 'partselect' 'trunc_ln717_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1983 [1/1] (5.28ns)   --->   "%mul_ln1171_119 = mul i13 %sext_ln1171_547, i13 8179"   --->   Operation 1983 'mul' 'mul_ln1171_119' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1984 [1/1] (0.00ns)   --->   "%trunc_ln717_647 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_119, i32 2, i32 12"   --->   Operation 1984 'partselect' 'trunc_ln717_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1985 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1376, i32 1383"   --->   Operation 1985 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1986 [1/1] (0.00ns)   --->   "%shl_ln717_10 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_61, i1 0"   --->   Operation 1986 'bitconcatenate' 'shl_ln717_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1987 [1/1] (0.00ns)   --->   "%sext_ln717_167 = sext i9 %shl_ln717_10"   --->   Operation 1987 'sext' 'sext_ln717_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1988 [1/1] (0.00ns)   --->   "%trunc_ln717_648 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1378, i32 1383"   --->   Operation 1988 'partselect' 'trunc_ln717_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1989 [1/1] (0.00ns)   --->   "%trunc_ln717_649 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1377, i32 1383"   --->   Operation 1989 'partselect' 'trunc_ln717_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1990 [1/1] (0.00ns)   --->   "%shl_ln1171_282 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_61, i3 0"   --->   Operation 1990 'bitconcatenate' 'shl_ln1171_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1991 [1/1] (0.00ns)   --->   "%sext_ln1171_554 = sext i11 %shl_ln1171_282"   --->   Operation 1991 'sext' 'sext_ln1171_554' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1992 [1/1] (0.00ns)   --->   "%sext_ln1171_555 = sext i9 %shl_ln717_10"   --->   Operation 1992 'sext' 'sext_ln1171_555' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1993 [1/1] (1.48ns)   --->   "%add_ln1171_41 = add i12 %sext_ln1171_554, i12 %sext_ln1171_555"   --->   Operation 1993 'add' 'add_ln1171_41' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1994 [1/1] (0.00ns)   --->   "%trunc_ln717_650 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_41, i32 2, i32 11"   --->   Operation 1994 'partselect' 'trunc_ln717_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1995 [1/1] (1.48ns)   --->   "%sub_ln1171_373 = sub i12 %sext_ln1171_554, i12 %sext_ln1171_555"   --->   Operation 1995 'sub' 'sub_ln1171_373' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 1996 [1/1] (0.00ns)   --->   "%trunc_ln717_651 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_373, i32 2, i32 11"   --->   Operation 1996 'partselect' 'trunc_ln717_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1997 [1/1] (0.00ns)   --->   "%trunc_ln38_106 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1384, i32 1391" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 1997 'partselect' 'trunc_ln38_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1998 [1/1] (0.00ns)   --->   "%sext_ln1171_556 = sext i8 %trunc_ln38_106"   --->   Operation 1998 'sext' 'sext_ln1171_556' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 1999 [1/1] (0.00ns)   --->   "%shl_ln1171_283 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_106, i2 0"   --->   Operation 1999 'bitconcatenate' 'shl_ln1171_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2000 [1/1] (0.00ns)   --->   "%sext_ln1171_557 = sext i10 %shl_ln1171_283"   --->   Operation 2000 'sext' 'sext_ln1171_557' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2001 [1/1] (1.41ns)   --->   "%sub_ln1171_374 = sub i11 %sext_ln1171_557, i11 %sext_ln1171_556"   --->   Operation 2001 'sub' 'sub_ln1171_374' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2002 [1/1] (0.00ns)   --->   "%trunc_ln717_652 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_374, i32 2, i32 10"   --->   Operation 2002 'partselect' 'trunc_ln717_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2003 [1/1] (0.00ns)   --->   "%sext_ln1171_1249 = sext i9 %trunc_ln717_652"   --->   Operation 2003 'sext' 'sext_ln1171_1249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2004 [1/1] (1.41ns)   --->   "%add_ln1171_42 = add i11 %sext_ln1171_557, i11 %sext_ln1171_556"   --->   Operation 2004 'add' 'add_ln1171_42' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2005 [1/1] (0.00ns)   --->   "%trunc_ln717_653 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_42, i32 2, i32 10"   --->   Operation 2005 'partselect' 'trunc_ln717_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2006 [1/1] (0.00ns)   --->   "%shl_ln1171_284 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_106, i4 0"   --->   Operation 2006 'bitconcatenate' 'shl_ln1171_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2007 [1/1] (0.00ns)   --->   "%sext_ln1171_558 = sext i12 %shl_ln1171_284"   --->   Operation 2007 'sext' 'sext_ln1171_558' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2008 [1/1] (0.00ns)   --->   "%shl_ln1171_285 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_106, i1 0"   --->   Operation 2008 'bitconcatenate' 'shl_ln1171_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2009 [1/1] (0.00ns)   --->   "%sext_ln1171_559 = sext i9 %shl_ln1171_285"   --->   Operation 2009 'sext' 'sext_ln1171_559' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2010 [1/1] (1.54ns)   --->   "%add_ln1171_43 = add i13 %sext_ln1171_558, i13 %sext_ln1171_559"   --->   Operation 2010 'add' 'add_ln1171_43' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2011 [1/1] (0.00ns)   --->   "%trunc_ln717_654 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_43, i32 2, i32 12"   --->   Operation 2011 'partselect' 'trunc_ln717_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2012 [1/1] (0.00ns)   --->   "%trunc_ln717_655 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1386, i32 1391"   --->   Operation 2012 'partselect' 'trunc_ln717_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2013 [1/1] (0.00ns)   --->   "%trunc_ln38_107 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1392, i32 1399" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2013 'partselect' 'trunc_ln38_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2014 [1/1] (0.00ns)   --->   "%sext_ln1171_560 = sext i8 %trunc_ln38_107"   --->   Operation 2014 'sext' 'sext_ln1171_560' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2015 [1/1] (0.00ns)   --->   "%shl_ln1171_286 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_107, i3 0"   --->   Operation 2015 'bitconcatenate' 'shl_ln1171_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2016 [1/1] (0.00ns)   --->   "%sext_ln1171_561 = sext i11 %shl_ln1171_286"   --->   Operation 2016 'sext' 'sext_ln1171_561' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2017 [1/1] (1.48ns)   --->   "%sub_ln1171_375 = sub i12 0, i12 %sext_ln1171_561"   --->   Operation 2017 'sub' 'sub_ln1171_375' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2018 [1/1] (0.00ns)   --->   "%trunc_ln717_656 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_375, i32 2, i32 11"   --->   Operation 2018 'partselect' 'trunc_ln717_656' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2019 [1/1] (0.00ns)   --->   "%shl_ln1171_287 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_107, i2 0"   --->   Operation 2019 'bitconcatenate' 'shl_ln1171_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2020 [1/1] (0.00ns)   --->   "%sext_ln1171_562 = sext i10 %shl_ln1171_287"   --->   Operation 2020 'sext' 'sext_ln1171_562' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2021 [1/1] (1.41ns)   --->   "%sub_ln1171_376 = sub i11 0, i11 %sext_ln1171_562"   --->   Operation 2021 'sub' 'sub_ln1171_376' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2022 [1/1] (0.00ns)   --->   "%trunc_ln717_657 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_376, i32 2, i32 10"   --->   Operation 2022 'partselect' 'trunc_ln717_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2023 [1/1] (0.00ns)   --->   "%trunc_ln717_658 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1394, i32 1399"   --->   Operation 2023 'partselect' 'trunc_ln717_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2024 [1/1] (1.41ns)   --->   "%sub_ln1171_667 = sub i11 %sext_ln1171_560, i11 %sext_ln1171_562"   --->   Operation 2024 'sub' 'sub_ln1171_667' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2025 [1/1] (0.00ns)   --->   "%trunc_ln717_659 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_667, i32 2, i32 10"   --->   Operation 2025 'partselect' 'trunc_ln717_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2026 [1/1] (0.00ns)   --->   "%shl_ln1171_288 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_107, i1 0"   --->   Operation 2026 'bitconcatenate' 'shl_ln1171_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2027 [1/1] (0.00ns)   --->   "%sext_ln1171_563 = sext i9 %shl_ln1171_288"   --->   Operation 2027 'sext' 'sext_ln1171_563' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2028 [1/1] (1.36ns)   --->   "%sub_ln1171_377 = sub i10 0, i10 %sext_ln1171_563"   --->   Operation 2028 'sub' 'sub_ln1171_377' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2029 [1/1] (0.00ns)   --->   "%trunc_ln717_660 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_377, i32 2, i32 9"   --->   Operation 2029 'partselect' 'trunc_ln717_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2030 [1/1] (0.00ns)   --->   "%sext_ln38_96 = sext i8 %trunc_ln717_660" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2030 'sext' 'sext_ln38_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2031 [1/1] (0.00ns)   --->   "%mult_V_1405 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1400, i32 1407" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2031 'partselect' 'mult_V_1405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2032 [1/1] (0.00ns)   --->   "%sext_ln1171_564 = sext i8 %mult_V_1405"   --->   Operation 2032 'sext' 'sext_ln1171_564' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2033 [1/1] (0.00ns)   --->   "%sext_ln1171_565 = sext i8 %mult_V_1405"   --->   Operation 2033 'sext' 'sext_ln1171_565' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2034 [1/1] (1.30ns)   --->   "%sub_ln1171_378 = sub i9 0, i9 %sext_ln1171_565"   --->   Operation 2034 'sub' 'sub_ln1171_378' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2035 [1/1] (0.00ns)   --->   "%trunc_ln717_661 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_378, i32 2, i32 8"   --->   Operation 2035 'partselect' 'trunc_ln717_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2036 [1/1] (0.00ns)   --->   "%trunc_ln717_662 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1401, i32 1407"   --->   Operation 2036 'partselect' 'trunc_ln717_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2037 [1/1] (0.00ns)   --->   "%shl_ln1171_289 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1405, i2 0"   --->   Operation 2037 'bitconcatenate' 'shl_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2038 [1/1] (0.00ns)   --->   "%sext_ln1171_566 = sext i10 %shl_ln1171_289"   --->   Operation 2038 'sext' 'sext_ln1171_566' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2039 [1/1] (1.41ns)   --->   "%sub_ln1171_379 = sub i11 %sext_ln1171_566, i11 %sext_ln1171_564"   --->   Operation 2039 'sub' 'sub_ln1171_379' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2040 [1/1] (0.00ns)   --->   "%trunc_ln717_663 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_379, i32 2, i32 10"   --->   Operation 2040 'partselect' 'trunc_ln717_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2041 [1/1] (0.00ns)   --->   "%shl_ln1171_290 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1405, i3 0"   --->   Operation 2041 'bitconcatenate' 'shl_ln1171_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2042 [1/1] (0.00ns)   --->   "%sext_ln1171_567 = sext i11 %shl_ln1171_290"   --->   Operation 2042 'sext' 'sext_ln1171_567' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2043 [1/1] (0.00ns)   --->   "%shl_ln1171_291 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1405, i1 0"   --->   Operation 2043 'bitconcatenate' 'shl_ln1171_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2044 [1/1] (0.00ns)   --->   "%sext_ln1171_568 = sext i9 %shl_ln1171_291"   --->   Operation 2044 'sext' 'sext_ln1171_568' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2045 [1/1] (1.48ns)   --->   "%sub_ln1171_380 = sub i12 %sext_ln1171_567, i12 %sext_ln1171_568"   --->   Operation 2045 'sub' 'sub_ln1171_380' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2046 [1/1] (0.00ns)   --->   "%trunc_ln717_664 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_380, i32 2, i32 11"   --->   Operation 2046 'partselect' 'trunc_ln717_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2047 [1/1] (0.00ns)   --->   "%sext_ln38_97 = sext i10 %trunc_ln717_664" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2047 'sext' 'sext_ln38_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2048 [1/1] (0.00ns)   --->   "%trunc_ln38_108 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1408, i32 1415" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2048 'partselect' 'trunc_ln38_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2049 [1/1] (0.00ns)   --->   "%sext_ln1171_569 = sext i8 %trunc_ln38_108"   --->   Operation 2049 'sext' 'sext_ln1171_569' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2050 [1/1] (0.00ns)   --->   "%sext_ln1171_570 = sext i8 %trunc_ln38_108"   --->   Operation 2050 'sext' 'sext_ln1171_570' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2051 [1/1] (0.00ns)   --->   "%shl_ln1171_292 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_108, i4 0"   --->   Operation 2051 'bitconcatenate' 'shl_ln1171_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2052 [1/1] (0.00ns)   --->   "%sext_ln1171_571 = sext i12 %shl_ln1171_292"   --->   Operation 2052 'sext' 'sext_ln1171_571' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2053 [1/1] (0.00ns)   --->   "%shl_ln1171_293 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_108, i1 0"   --->   Operation 2053 'bitconcatenate' 'shl_ln1171_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2054 [1/1] (0.00ns)   --->   "%sext_ln1171_572 = sext i9 %shl_ln1171_293"   --->   Operation 2054 'sext' 'sext_ln1171_572' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2055 [1/1] (1.54ns)   --->   "%sub_ln1171_381 = sub i13 %sext_ln1171_572, i13 %sext_ln1171_571"   --->   Operation 2055 'sub' 'sub_ln1171_381' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2056 [1/1] (0.00ns)   --->   "%trunc_ln717_665 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_381, i32 2, i32 12"   --->   Operation 2056 'partselect' 'trunc_ln717_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2057 [1/1] (0.00ns)   --->   "%shl_ln1171_294 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_108, i3 0"   --->   Operation 2057 'bitconcatenate' 'shl_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2058 [1/1] (0.00ns)   --->   "%sext_ln1171_573 = sext i11 %shl_ln1171_294"   --->   Operation 2058 'sext' 'sext_ln1171_573' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2059 [1/1] (1.48ns)   --->   "%sub_ln1171_382 = sub i12 %sext_ln1171_573, i12 %sext_ln1171_570"   --->   Operation 2059 'sub' 'sub_ln1171_382' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2060 [1/1] (0.00ns)   --->   "%trunc_ln717_666 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_382, i32 2, i32 11"   --->   Operation 2060 'partselect' 'trunc_ln717_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2061 [1/1] (0.00ns)   --->   "%sext_ln1171_1256 = sext i10 %trunc_ln717_666"   --->   Operation 2061 'sext' 'sext_ln1171_1256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2062 [1/1] (1.48ns)   --->   "%sub_ln1171_668 = sub i12 %sext_ln1171_570, i12 %sext_ln1171_573"   --->   Operation 2062 'sub' 'sub_ln1171_668' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2063 [1/1] (0.00ns)   --->   "%trunc_ln717_667 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_668, i32 2, i32 11"   --->   Operation 2063 'partselect' 'trunc_ln717_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2064 [1/1] (0.00ns)   --->   "%shl_ln1171_295 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_108, i2 0"   --->   Operation 2064 'bitconcatenate' 'shl_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2065 [1/1] (0.00ns)   --->   "%sext_ln1171_574 = sext i10 %shl_ln1171_295"   --->   Operation 2065 'sext' 'sext_ln1171_574' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2066 [1/1] (0.00ns)   --->   "%sext_ln1171_575 = sext i10 %shl_ln1171_295"   --->   Operation 2066 'sext' 'sext_ln1171_575' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2067 [1/1] (0.00ns)   --->   "%sext_ln1171_576 = sext i10 %shl_ln1171_295"   --->   Operation 2067 'sext' 'sext_ln1171_576' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2068 [1/1] (1.54ns)   --->   "%sub_ln1171_383 = sub i13 %sext_ln1171_576, i13 %sext_ln1171_571"   --->   Operation 2068 'sub' 'sub_ln1171_383' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2069 [1/1] (0.00ns)   --->   "%trunc_ln717_668 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_383, i32 2, i32 12"   --->   Operation 2069 'partselect' 'trunc_ln717_668' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2070 [1/1] (0.00ns)   --->   "%shl_ln1171_296 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_108, i5 0"   --->   Operation 2070 'bitconcatenate' 'shl_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2071 [1/1] (0.00ns)   --->   "%sext_ln1171_577 = sext i13 %shl_ln1171_296"   --->   Operation 2071 'sext' 'sext_ln1171_577' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2072 [1/1] (1.53ns)   --->   "%sub_ln1171_384 = sub i14 %sext_ln1171_577, i14 %sext_ln1171_575"   --->   Operation 2072 'sub' 'sub_ln1171_384' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2073 [1/1] (0.00ns)   --->   "%trunc_ln717_669 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_384, i32 2, i32 13"   --->   Operation 2073 'partselect' 'trunc_ln717_669' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2074 [1/1] (1.41ns)   --->   "%add_ln1171_44 = add i11 %sext_ln1171_574, i11 %sext_ln1171_569"   --->   Operation 2074 'add' 'add_ln1171_44' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2075 [1/1] (0.00ns)   --->   "%trunc_ln717_670 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_44, i32 2, i32 10"   --->   Operation 2075 'partselect' 'trunc_ln717_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2076 [1/1] (0.00ns)   --->   "%trunc_ln38_109 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1416, i32 1423" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2076 'partselect' 'trunc_ln38_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2077 [1/1] (0.00ns)   --->   "%sext_ln717_171 = sext i8 %trunc_ln38_109"   --->   Operation 2077 'sext' 'sext_ln717_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2078 [1/1] (0.00ns)   --->   "%sext_ln717_172 = sext i8 %trunc_ln38_109"   --->   Operation 2078 'sext' 'sext_ln717_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2079 [1/1] (0.00ns)   --->   "%trunc_ln717_671 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1418, i32 1423"   --->   Operation 2079 'partselect' 'trunc_ln717_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2080 [1/1] (0.00ns)   --->   "%tmp_62 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_109, i2 0"   --->   Operation 2080 'bitconcatenate' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2081 [1/1] (0.00ns)   --->   "%sext_ln1171_999 = sext i10 %tmp_62"   --->   Operation 2081 'sext' 'sext_ln1171_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2082 [1/1] (1.41ns)   --->   "%sub_ln1171_669 = sub i11 %sext_ln717_172, i11 %sext_ln1171_999"   --->   Operation 2082 'sub' 'sub_ln1171_669' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2083 [1/1] (0.00ns)   --->   "%trunc_ln717_672 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_669, i32 2, i32 10"   --->   Operation 2083 'partselect' 'trunc_ln717_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2084 [1/1] (0.00ns)   --->   "%sext_ln1171_1260 = sext i9 %trunc_ln717_672"   --->   Operation 2084 'sext' 'sext_ln1171_1260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2085 [1/1] (1.30ns)   --->   "%sub_ln1171_385 = sub i9 0, i9 %sext_ln717_171"   --->   Operation 2085 'sub' 'sub_ln1171_385' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2086 [1/1] (0.00ns)   --->   "%trunc_ln717_673 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_385, i32 2, i32 8"   --->   Operation 2086 'partselect' 'trunc_ln717_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2087 [1/1] (1.41ns)   --->   "%sub_ln1171_386 = sub i11 0, i11 %sext_ln1171_999"   --->   Operation 2087 'sub' 'sub_ln1171_386' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2088 [1/1] (0.00ns)   --->   "%trunc_ln717_674 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_386, i32 2, i32 10"   --->   Operation 2088 'partselect' 'trunc_ln717_674' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2089 [1/1] (0.00ns)   --->   "%mult_V_1427 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1424, i32 1431" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2089 'partselect' 'mult_V_1427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2090 [1/1] (0.00ns)   --->   "%sext_ln1171_579 = sext i8 %mult_V_1427"   --->   Operation 2090 'sext' 'sext_ln1171_579' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2091 [1/1] (0.00ns)   --->   "%shl_ln1171_297 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1427, i2 0"   --->   Operation 2091 'bitconcatenate' 'shl_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2092 [1/1] (0.00ns)   --->   "%sext_ln1171_580 = sext i10 %shl_ln1171_297"   --->   Operation 2092 'sext' 'sext_ln1171_580' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2093 [1/1] (1.41ns)   --->   "%add_ln1171_45 = add i11 %sext_ln1171_580, i11 %sext_ln1171_579"   --->   Operation 2093 'add' 'add_ln1171_45' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2094 [1/1] (0.00ns)   --->   "%trunc_ln717_675 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_45, i32 2, i32 10"   --->   Operation 2094 'partselect' 'trunc_ln717_675' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2095 [1/1] (0.00ns)   --->   "%trunc_ln717_676 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1425, i32 1431"   --->   Operation 2095 'partselect' 'trunc_ln717_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2096 [1/1] (1.41ns)   --->   "%sub_ln1171_387 = sub i11 0, i11 %sext_ln1171_580"   --->   Operation 2096 'sub' 'sub_ln1171_387' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2097 [1/1] (0.00ns)   --->   "%trunc_ln717_677 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_387, i32 2, i32 10"   --->   Operation 2097 'partselect' 'trunc_ln717_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2098 [1/1] (1.41ns)   --->   "%sub_ln1171_670 = sub i11 %sext_ln1171_579, i11 %sext_ln1171_580"   --->   Operation 2098 'sub' 'sub_ln1171_670' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2099 [1/1] (0.00ns)   --->   "%trunc_ln717_678 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_670, i32 2, i32 10"   --->   Operation 2099 'partselect' 'trunc_ln717_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2100 [1/1] (0.00ns)   --->   "%sext_ln38_101 = sext i9 %trunc_ln717_678" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2100 'sext' 'sext_ln38_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2101 [1/1] (0.00ns)   --->   "%trunc_ln38_110 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1432, i32 1439" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2101 'partselect' 'trunc_ln38_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2102 [1/1] (0.00ns)   --->   "%sext_ln1171_581 = sext i8 %trunc_ln38_110"   --->   Operation 2102 'sext' 'sext_ln1171_581' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2103 [1/1] (0.00ns)   --->   "%tmp_63 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_110, i2 0"   --->   Operation 2103 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2104 [1/1] (0.00ns)   --->   "%sext_ln1171_1001 = sext i10 %tmp_63"   --->   Operation 2104 'sext' 'sext_ln1171_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2105 [1/1] (1.41ns)   --->   "%sub_ln1171_671 = sub i11 %sext_ln1171_581, i11 %sext_ln1171_1001"   --->   Operation 2105 'sub' 'sub_ln1171_671' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2106 [1/1] (0.00ns)   --->   "%trunc_ln717_679 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_671, i32 2, i32 10"   --->   Operation 2106 'partselect' 'trunc_ln717_679' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2107 [1/1] (0.00ns)   --->   "%sext_ln1171_1263 = sext i9 %trunc_ln717_679"   --->   Operation 2107 'sext' 'sext_ln1171_1263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2108 [1/1] (0.00ns)   --->   "%shl_ln1171_298 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_110, i1 0"   --->   Operation 2108 'bitconcatenate' 'shl_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2109 [1/1] (0.00ns)   --->   "%sext_ln1171_582 = sext i9 %shl_ln1171_298"   --->   Operation 2109 'sext' 'sext_ln1171_582' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2110 [1/1] (0.00ns)   --->   "%sext_ln1171_583 = sext i9 %shl_ln1171_298"   --->   Operation 2110 'sext' 'sext_ln1171_583' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2111 [1/1] (1.36ns)   --->   "%sub_ln1171_388 = sub i10 0, i10 %sext_ln1171_583"   --->   Operation 2111 'sub' 'sub_ln1171_388' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2112 [1/1] (0.00ns)   --->   "%trunc_ln717_680 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_388, i32 2, i32 9"   --->   Operation 2112 'partselect' 'trunc_ln717_680' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2113 [1/1] (0.00ns)   --->   "%shl_ln1171_299 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_110, i3 0"   --->   Operation 2113 'bitconcatenate' 'shl_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2114 [1/1] (0.00ns)   --->   "%sext_ln1171_584 = sext i11 %shl_ln1171_299"   --->   Operation 2114 'sext' 'sext_ln1171_584' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2115 [1/1] (1.48ns)   --->   "%sub_ln1171_389 = sub i12 %sext_ln1171_582, i12 %sext_ln1171_584"   --->   Operation 2115 'sub' 'sub_ln1171_389' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2116 [1/1] (0.00ns)   --->   "%trunc_ln717_681 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_389, i32 2, i32 11"   --->   Operation 2116 'partselect' 'trunc_ln717_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2117 [1/1] (0.00ns)   --->   "%trunc_ln717_682 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1433, i32 1439"   --->   Operation 2117 'partselect' 'trunc_ln717_682' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2118 [1/1] (0.00ns)   --->   "%trunc_ln38_111 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1440, i32 1447" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2118 'partselect' 'trunc_ln38_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2119 [1/1] (0.00ns)   --->   "%sext_ln1171_585 = sext i8 %trunc_ln38_111"   --->   Operation 2119 'sext' 'sext_ln1171_585' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2120 [1/1] (0.00ns)   --->   "%sext_ln1171_586 = sext i8 %trunc_ln38_111"   --->   Operation 2120 'sext' 'sext_ln1171_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2121 [1/1] (0.00ns)   --->   "%shl_ln1171_300 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_111, i1 0"   --->   Operation 2121 'bitconcatenate' 'shl_ln1171_300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2122 [1/1] (0.00ns)   --->   "%sext_ln1171_587 = sext i9 %shl_ln1171_300"   --->   Operation 2122 'sext' 'sext_ln1171_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2123 [1/1] (0.00ns)   --->   "%sext_ln1171_588 = sext i9 %shl_ln1171_300"   --->   Operation 2123 'sext' 'sext_ln1171_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2124 [1/1] (1.36ns)   --->   "%sub_ln1171_390 = sub i10 0, i10 %sext_ln1171_588"   --->   Operation 2124 'sub' 'sub_ln1171_390' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2125 [1/1] (0.00ns)   --->   "%trunc_ln717_683 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_390, i32 2, i32 9"   --->   Operation 2125 'partselect' 'trunc_ln717_683' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2126 [1/1] (0.00ns)   --->   "%sext_ln1171_1266 = sext i8 %trunc_ln717_683"   --->   Operation 2126 'sext' 'sext_ln1171_1266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2127 [1/1] (0.00ns)   --->   "%shl_ln1171_301 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_111, i2 0"   --->   Operation 2127 'bitconcatenate' 'shl_ln1171_301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2128 [1/1] (0.00ns)   --->   "%sext_ln1171_589 = sext i10 %shl_ln1171_301"   --->   Operation 2128 'sext' 'sext_ln1171_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2129 [1/1] (1.41ns)   --->   "%sub_ln1171_391 = sub i11 %sext_ln1171_589, i11 %sext_ln1171_585"   --->   Operation 2129 'sub' 'sub_ln1171_391' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2130 [1/1] (0.00ns)   --->   "%trunc_ln717_684 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_391, i32 2, i32 10"   --->   Operation 2130 'partselect' 'trunc_ln717_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2131 [1/1] (0.00ns)   --->   "%sext_ln1171_1267 = sext i9 %trunc_ln717_684"   --->   Operation 2131 'sext' 'sext_ln1171_1267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2132 [1/1] (1.30ns)   --->   "%sub_ln1171_392 = sub i9 0, i9 %sext_ln1171_586"   --->   Operation 2132 'sub' 'sub_ln1171_392' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2133 [1/1] (0.00ns)   --->   "%trunc_ln717_685 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_392, i32 2, i32 8"   --->   Operation 2133 'partselect' 'trunc_ln717_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2134 [1/1] (0.00ns)   --->   "%shl_ln1171_302 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_111, i3 0"   --->   Operation 2134 'bitconcatenate' 'shl_ln1171_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2135 [1/1] (0.00ns)   --->   "%sext_ln1171_590 = sext i11 %shl_ln1171_302"   --->   Operation 2135 'sext' 'sext_ln1171_590' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_393 = sub i12 0, i12 %sext_ln1171_590"   --->   Operation 2136 'sub' 'sub_ln1171_393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2137 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_394 = sub i12 %sub_ln1171_393, i12 %sext_ln1171_587"   --->   Operation 2137 'sub' 'sub_ln1171_394' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2138 [1/1] (0.00ns)   --->   "%trunc_ln717_686 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_394, i32 2, i32 11"   --->   Operation 2138 'partselect' 'trunc_ln717_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2139 [1/1] (0.00ns)   --->   "%trunc_ln38_112 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1448, i32 1455" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2139 'partselect' 'trunc_ln38_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2140 [1/1] (0.00ns)   --->   "%sext_ln1171_591 = sext i8 %trunc_ln38_112"   --->   Operation 2140 'sext' 'sext_ln1171_591' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2141 [1/1] (0.00ns)   --->   "%shl_ln1171_303 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_112, i2 0"   --->   Operation 2141 'bitconcatenate' 'shl_ln1171_303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2142 [1/1] (0.00ns)   --->   "%sext_ln1171_592 = sext i10 %shl_ln1171_303"   --->   Operation 2142 'sext' 'sext_ln1171_592' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2143 [1/1] (1.41ns)   --->   "%sub_ln1171_395 = sub i11 %sext_ln1171_592, i11 %sext_ln1171_591"   --->   Operation 2143 'sub' 'sub_ln1171_395' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2144 [1/1] (0.00ns)   --->   "%trunc_ln717_687 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_395, i32 2, i32 10"   --->   Operation 2144 'partselect' 'trunc_ln717_687' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2145 [1/1] (1.41ns)   --->   "%sub_ln1171_396 = sub i11 0, i11 %sext_ln1171_592"   --->   Operation 2145 'sub' 'sub_ln1171_396' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2146 [1/1] (0.00ns)   --->   "%trunc_ln717_688 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_396, i32 2, i32 10"   --->   Operation 2146 'partselect' 'trunc_ln717_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2147 [1/1] (0.00ns)   --->   "%sext_ln1171_1271 = sext i9 %trunc_ln717_688"   --->   Operation 2147 'sext' 'sext_ln1171_1271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2148 [1/1] (1.48ns)   --->   "%sub_ln1171_397 = sub i11 %sub_ln1171_396, i11 %sext_ln1171_591"   --->   Operation 2148 'sub' 'sub_ln1171_397' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2149 [1/1] (0.00ns)   --->   "%trunc_ln717_689 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_397, i32 2, i32 10"   --->   Operation 2149 'partselect' 'trunc_ln717_689' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2150 [1/1] (1.41ns)   --->   "%sub_ln1171_672 = sub i11 %sext_ln1171_591, i11 %sext_ln1171_592"   --->   Operation 2150 'sub' 'sub_ln1171_672' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2151 [1/1] (0.00ns)   --->   "%trunc_ln717_690 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_672, i32 2, i32 10"   --->   Operation 2151 'partselect' 'trunc_ln717_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2152 [1/1] (0.00ns)   --->   "%sext_ln717_175 = sext i9 %trunc_ln717_690"   --->   Operation 2152 'sext' 'sext_ln717_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2153 [1/1] (0.00ns)   --->   "%trunc_ln717_691 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1449, i32 1455"   --->   Operation 2153 'partselect' 'trunc_ln717_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2154 [1/1] (0.00ns)   --->   "%trunc_ln38_113 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1456, i32 1463" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2154 'partselect' 'trunc_ln38_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2155 [1/1] (0.00ns)   --->   "%sext_ln1171_593 = sext i8 %trunc_ln38_113"   --->   Operation 2155 'sext' 'sext_ln1171_593' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2156 [1/1] (0.00ns)   --->   "%shl_ln1171_304 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_113, i3 0"   --->   Operation 2156 'bitconcatenate' 'shl_ln1171_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2157 [1/1] (0.00ns)   --->   "%sext_ln1171_594 = sext i11 %shl_ln1171_304"   --->   Operation 2157 'sext' 'sext_ln1171_594' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2158 [1/1] (0.00ns)   --->   "%shl_ln1171_305 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_113, i1 0"   --->   Operation 2158 'bitconcatenate' 'shl_ln1171_305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2159 [1/1] (0.00ns)   --->   "%sext_ln1171_595 = sext i9 %shl_ln1171_305"   --->   Operation 2159 'sext' 'sext_ln1171_595' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2160 [1/1] (1.48ns)   --->   "%sub_ln1171_398 = sub i12 %sext_ln1171_595, i12 %sext_ln1171_594"   --->   Operation 2160 'sub' 'sub_ln1171_398' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2161 [1/1] (0.00ns)   --->   "%trunc_ln717_692 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_398, i32 2, i32 11"   --->   Operation 2161 'partselect' 'trunc_ln717_692' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2162 [1/1] (0.00ns)   --->   "%trunc_ln717_693 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1457, i32 1463"   --->   Operation 2162 'partselect' 'trunc_ln717_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2163 [1/1] (0.00ns)   --->   "%trunc_ln717_694 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1458, i32 1463"   --->   Operation 2163 'partselect' 'trunc_ln717_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2164 [1/1] (1.48ns)   --->   "%sub_ln1171_399 = sub i12 %sext_ln1171_594, i12 %sext_ln1171_593"   --->   Operation 2164 'sub' 'sub_ln1171_399' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2165 [1/1] (0.00ns)   --->   "%trunc_ln717_695 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_399, i32 2, i32 11"   --->   Operation 2165 'partselect' 'trunc_ln717_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2166 [1/1] (0.00ns)   --->   "%sext_ln1171_1273 = sext i10 %trunc_ln717_695"   --->   Operation 2166 'sext' 'sext_ln1171_1273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2167 [1/1] (1.48ns)   --->   "%sub_ln1171_400 = sub i12 %sext_ln1171_594, i12 %sext_ln1171_595"   --->   Operation 2167 'sub' 'sub_ln1171_400' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2168 [1/1] (0.00ns)   --->   "%trunc_ln717_696 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_400, i32 2, i32 11"   --->   Operation 2168 'partselect' 'trunc_ln717_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2169 [1/1] (0.00ns)   --->   "%sext_ln38_103 = sext i10 %trunc_ln717_696" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2169 'sext' 'sext_ln38_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2170 [1/1] (0.00ns)   --->   "%trunc_ln38_114 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1464, i32 1471" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2170 'partselect' 'trunc_ln38_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2171 [1/1] (0.00ns)   --->   "%sext_ln717_177 = sext i8 %trunc_ln38_114"   --->   Operation 2171 'sext' 'sext_ln717_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2172 [1/1] (0.00ns)   --->   "%sext_ln717_178 = sext i8 %trunc_ln38_114"   --->   Operation 2172 'sext' 'sext_ln717_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2173 [1/1] (0.00ns)   --->   "%trunc_ln717_697 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1466, i32 1471"   --->   Operation 2173 'partselect' 'trunc_ln717_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2174 [1/1] (5.28ns)   --->   "%mul_ln1171_120 = mul i13 %sext_ln717_178, i13 8179"   --->   Operation 2174 'mul' 'mul_ln1171_120' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2175 [1/1] (0.00ns)   --->   "%trunc_ln717_698 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_120, i32 2, i32 12"   --->   Operation 2175 'partselect' 'trunc_ln717_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2176 [1/1] (0.00ns)   --->   "%shl_ln1171_306 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_114, i2 0"   --->   Operation 2176 'bitconcatenate' 'shl_ln1171_306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2177 [1/1] (0.00ns)   --->   "%sext_ln1171_596 = sext i10 %shl_ln1171_306"   --->   Operation 2177 'sext' 'sext_ln1171_596' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_401 = sub i11 0, i11 %sext_ln1171_596"   --->   Operation 2178 'sub' 'sub_ln1171_401' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2179 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_402 = sub i11 %sub_ln1171_401, i11 %sext_ln717_177"   --->   Operation 2179 'sub' 'sub_ln1171_402' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2180 [1/1] (0.00ns)   --->   "%trunc_ln717_699 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_402, i32 2, i32 10"   --->   Operation 2180 'partselect' 'trunc_ln717_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2181 [1/1] (1.41ns)   --->   "%add_ln1171_46 = add i11 %sext_ln1171_596, i11 %sext_ln717_177"   --->   Operation 2181 'add' 'add_ln1171_46' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2182 [1/1] (0.00ns)   --->   "%trunc_ln717_700 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_46, i32 2, i32 10"   --->   Operation 2182 'partselect' 'trunc_ln717_700' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2183 [1/1] (0.00ns)   --->   "%sext_ln1171_1276 = sext i9 %trunc_ln717_700"   --->   Operation 2183 'sext' 'sext_ln1171_1276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2184 [1/1] (0.00ns)   --->   "%shl_ln1171_307 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_114, i3 0"   --->   Operation 2184 'bitconcatenate' 'shl_ln1171_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2185 [1/1] (0.00ns)   --->   "%sext_ln1171_597 = sext i11 %shl_ln1171_307"   --->   Operation 2185 'sext' 'sext_ln1171_597' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2186 [1/1] (0.00ns)   --->   "%shl_ln1171_308 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_114, i1 0"   --->   Operation 2186 'bitconcatenate' 'shl_ln1171_308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2187 [1/1] (0.00ns)   --->   "%sext_ln1171_598 = sext i9 %shl_ln1171_308"   --->   Operation 2187 'sext' 'sext_ln1171_598' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2188 [1/1] (1.48ns)   --->   "%sub_ln1171_403 = sub i12 %sext_ln1171_597, i12 %sext_ln1171_598"   --->   Operation 2188 'sub' 'sub_ln1171_403' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2189 [1/1] (0.00ns)   --->   "%trunc_ln717_701 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_403, i32 2, i32 11"   --->   Operation 2189 'partselect' 'trunc_ln717_701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2190 [1/1] (0.00ns)   --->   "%sext_ln38_104 = sext i10 %trunc_ln717_701" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2190 'sext' 'sext_ln38_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2191 [1/1] (0.00ns)   --->   "%trunc_ln38_115 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1472, i32 1479" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2191 'partselect' 'trunc_ln38_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2192 [1/1] (0.00ns)   --->   "%sext_ln1171_599 = sext i8 %trunc_ln38_115"   --->   Operation 2192 'sext' 'sext_ln1171_599' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2193 [1/1] (0.00ns)   --->   "%sext_ln1171_600 = sext i8 %trunc_ln38_115"   --->   Operation 2193 'sext' 'sext_ln1171_600' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2194 [1/1] (0.00ns)   --->   "%shl_ln1171_309 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_115, i2 0"   --->   Operation 2194 'bitconcatenate' 'shl_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2195 [1/1] (0.00ns)   --->   "%sext_ln1171_601 = sext i10 %shl_ln1171_309"   --->   Operation 2195 'sext' 'sext_ln1171_601' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2196 [1/1] (1.41ns)   --->   "%sub_ln1171_404 = sub i11 %sext_ln1171_601, i11 %sext_ln1171_600"   --->   Operation 2196 'sub' 'sub_ln1171_404' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2197 [1/1] (0.00ns)   --->   "%trunc_ln717_702 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_404, i32 2, i32 10"   --->   Operation 2197 'partselect' 'trunc_ln717_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2198 [1/1] (0.00ns)   --->   "%shl_ln1171_310 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_115, i3 0"   --->   Operation 2198 'bitconcatenate' 'shl_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2199 [1/1] (0.00ns)   --->   "%sext_ln1171_602 = sext i11 %shl_ln1171_310"   --->   Operation 2199 'sext' 'sext_ln1171_602' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2200 [1/1] (1.48ns)   --->   "%sub_ln1171_405 = sub i12 0, i12 %sext_ln1171_602"   --->   Operation 2200 'sub' 'sub_ln1171_405' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2201 [1/1] (0.00ns)   --->   "%trunc_ln717_703 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_405, i32 2, i32 11"   --->   Operation 2201 'partselect' 'trunc_ln717_703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_406 = sub i11 0, i11 %sext_ln1171_601"   --->   Operation 2202 'sub' 'sub_ln1171_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2203 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_407 = sub i11 %sub_ln1171_406, i11 %sext_ln1171_600"   --->   Operation 2203 'sub' 'sub_ln1171_407' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2204 [1/1] (0.00ns)   --->   "%trunc_ln717_704 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_407, i32 2, i32 10"   --->   Operation 2204 'partselect' 'trunc_ln717_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2205 [1/1] (0.00ns)   --->   "%shl_ln1171_311 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_115, i4 0"   --->   Operation 2205 'bitconcatenate' 'shl_ln1171_311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2206 [1/1] (0.00ns)   --->   "%sext_ln1171_603 = sext i12 %shl_ln1171_311"   --->   Operation 2206 'sext' 'sext_ln1171_603' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2207 [1/1] (1.54ns)   --->   "%sub_ln1171_408 = sub i13 0, i13 %sext_ln1171_603"   --->   Operation 2207 'sub' 'sub_ln1171_408' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2208 [1/1] (0.00ns)   --->   "%trunc_ln717_705 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_408, i32 2, i32 12"   --->   Operation 2208 'partselect' 'trunc_ln717_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2209 [1/1] (5.28ns)   --->   "%mul_ln1171_121 = mul i14 %sext_ln1171_599, i14 23"   --->   Operation 2209 'mul' 'mul_ln1171_121' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2210 [1/1] (0.00ns)   --->   "%trunc_ln717_706 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_121, i32 2, i32 13"   --->   Operation 2210 'partselect' 'trunc_ln717_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2211 [1/1] (0.00ns)   --->   "%shl_ln1171_312 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_115, i1 0"   --->   Operation 2211 'bitconcatenate' 'shl_ln1171_312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2212 [1/1] (0.00ns)   --->   "%sext_ln1171_604 = sext i9 %shl_ln1171_312"   --->   Operation 2212 'sext' 'sext_ln1171_604' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2213 [1/1] (1.36ns)   --->   "%sub_ln1171_409 = sub i10 0, i10 %sext_ln1171_604"   --->   Operation 2213 'sub' 'sub_ln1171_409' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2214 [1/1] (0.00ns)   --->   "%trunc_ln717_707 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_409, i32 2, i32 9"   --->   Operation 2214 'partselect' 'trunc_ln717_707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2215 [1/1] (0.00ns)   --->   "%sext_ln38_105 = sext i8 %trunc_ln717_707" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2215 'sext' 'sext_ln38_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2216 [1/1] (0.00ns)   --->   "%trunc_ln38_116 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1480, i32 1487" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2216 'partselect' 'trunc_ln38_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2217 [1/1] (0.00ns)   --->   "%sext_ln1171_605 = sext i8 %trunc_ln38_116"   --->   Operation 2217 'sext' 'sext_ln1171_605' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2218 [1/1] (0.00ns)   --->   "%sext_ln1171_606 = sext i8 %trunc_ln38_116"   --->   Operation 2218 'sext' 'sext_ln1171_606' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2219 [1/1] (0.00ns)   --->   "%shl_ln1171_313 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_116, i3 0"   --->   Operation 2219 'bitconcatenate' 'shl_ln1171_313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2220 [1/1] (0.00ns)   --->   "%sext_ln1171_607 = sext i11 %shl_ln1171_313"   --->   Operation 2220 'sext' 'sext_ln1171_607' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2221 [1/1] (1.48ns)   --->   "%sub_ln1171_410 = sub i12 0, i12 %sext_ln1171_607"   --->   Operation 2221 'sub' 'sub_ln1171_410' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2222 [1/1] (0.00ns)   --->   "%trunc_ln717_708 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_410, i32 2, i32 11"   --->   Operation 2222 'partselect' 'trunc_ln717_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2223 [1/1] (1.48ns)   --->   "%sub_ln1171_673 = sub i12 %sext_ln1171_605, i12 %sext_ln1171_607"   --->   Operation 2223 'sub' 'sub_ln1171_673' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2224 [1/1] (0.00ns)   --->   "%trunc_ln717_710 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_673, i32 2, i32 11"   --->   Operation 2224 'partselect' 'trunc_ln717_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2225 [1/1] (1.30ns)   --->   "%sub_ln1171_413 = sub i9 0, i9 %sext_ln1171_606"   --->   Operation 2225 'sub' 'sub_ln1171_413' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2226 [1/1] (0.00ns)   --->   "%trunc_ln717_712 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_413, i32 2, i32 8"   --->   Operation 2226 'partselect' 'trunc_ln717_712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2227 [1/1] (0.00ns)   --->   "%trunc_ln38_117 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1488, i32 1495" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2227 'partselect' 'trunc_ln38_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2228 [1/1] (0.00ns)   --->   "%sext_ln1171_610 = sext i8 %trunc_ln38_117"   --->   Operation 2228 'sext' 'sext_ln1171_610' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2229 [1/1] (0.00ns)   --->   "%sext_ln1171_611 = sext i8 %trunc_ln38_117"   --->   Operation 2229 'sext' 'sext_ln1171_611' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2230 [1/1] (0.00ns)   --->   "%shl_ln1171_315 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_117, i5 0"   --->   Operation 2230 'bitconcatenate' 'shl_ln1171_315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2231 [1/1] (0.00ns)   --->   "%sext_ln1171_612 = sext i13 %shl_ln1171_315"   --->   Operation 2231 'sext' 'sext_ln1171_612' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_414 = sub i14 0, i14 %sext_ln1171_612"   --->   Operation 2232 'sub' 'sub_ln1171_414' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2233 [1/1] (0.00ns)   --->   "%shl_ln1171_316 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_117, i1 0"   --->   Operation 2233 'bitconcatenate' 'shl_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2234 [1/1] (0.00ns)   --->   "%sext_ln1171_613 = sext i9 %shl_ln1171_316"   --->   Operation 2234 'sext' 'sext_ln1171_613' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2235 [1/1] (0.00ns)   --->   "%sext_ln1171_614 = sext i9 %shl_ln1171_316"   --->   Operation 2235 'sext' 'sext_ln1171_614' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2236 [1/1] (0.00ns)   --->   "%sext_ln1171_615 = sext i9 %shl_ln1171_316"   --->   Operation 2236 'sext' 'sext_ln1171_615' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2237 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_415 = sub i14 %sub_ln1171_414, i14 %sext_ln1171_615"   --->   Operation 2237 'sub' 'sub_ln1171_415' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2238 [1/1] (0.00ns)   --->   "%trunc_ln717_713 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_415, i32 2, i32 13"   --->   Operation 2238 'partselect' 'trunc_ln717_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2239 [1/1] (0.00ns)   --->   "%shl_ln1171_317 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_117, i3 0"   --->   Operation 2239 'bitconcatenate' 'shl_ln1171_317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2240 [1/1] (0.00ns)   --->   "%sext_ln1171_616 = sext i11 %shl_ln1171_317"   --->   Operation 2240 'sext' 'sext_ln1171_616' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_416 = sub i12 0, i12 %sext_ln1171_616"   --->   Operation 2241 'sub' 'sub_ln1171_416' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2242 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_417 = sub i12 %sub_ln1171_416, i12 %sext_ln1171_614"   --->   Operation 2242 'sub' 'sub_ln1171_417' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2243 [1/1] (0.00ns)   --->   "%trunc_ln717_714 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_417, i32 2, i32 11"   --->   Operation 2243 'partselect' 'trunc_ln717_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2244 [1/1] (1.53ns)   --->   "%sub_ln1171_674 = sub i14 %sext_ln1171_610, i14 %sext_ln1171_612"   --->   Operation 2244 'sub' 'sub_ln1171_674' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2245 [1/1] (0.00ns)   --->   "%trunc_ln717_715 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_674, i32 2, i32 13"   --->   Operation 2245 'partselect' 'trunc_ln717_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2246 [1/1] (0.00ns)   --->   "%shl_ln1171_318 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_117, i4 0"   --->   Operation 2246 'bitconcatenate' 'shl_ln1171_318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2247 [1/1] (0.00ns)   --->   "%sext_ln1171_617 = sext i12 %shl_ln1171_318"   --->   Operation 2247 'sext' 'sext_ln1171_617' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2248 [1/1] (1.54ns)   --->   "%sub_ln1171_418 = sub i13 %sext_ln1171_613, i13 %sext_ln1171_617"   --->   Operation 2248 'sub' 'sub_ln1171_418' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2249 [1/1] (0.00ns)   --->   "%trunc_ln717_716 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_418, i32 2, i32 12"   --->   Operation 2249 'partselect' 'trunc_ln717_716' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2250 [1/1] (0.00ns)   --->   "%trunc_ln717_717 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1490, i32 1495"   --->   Operation 2250 'partselect' 'trunc_ln717_717' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2251 [1/1] (1.30ns)   --->   "%sub_ln1171_419 = sub i9 0, i9 %sext_ln1171_611"   --->   Operation 2251 'sub' 'sub_ln1171_419' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2252 [1/1] (0.00ns)   --->   "%trunc_ln717_718 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_419, i32 2, i32 8"   --->   Operation 2252 'partselect' 'trunc_ln717_718' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2253 [1/1] (0.00ns)   --->   "%trunc_ln38_118 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1496, i32 1503" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2253 'partselect' 'trunc_ln38_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2254 [1/1] (0.00ns)   --->   "%sext_ln1171_618 = sext i8 %trunc_ln38_118"   --->   Operation 2254 'sext' 'sext_ln1171_618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2255 [1/1] (0.00ns)   --->   "%tmp_64 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_118, i2 0"   --->   Operation 2255 'bitconcatenate' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2256 [1/1] (0.00ns)   --->   "%sext_ln1171_1005 = sext i10 %tmp_64"   --->   Operation 2256 'sext' 'sext_ln1171_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2257 [1/1] (1.41ns)   --->   "%sub_ln1171_675 = sub i11 %sext_ln1171_618, i11 %sext_ln1171_1005"   --->   Operation 2257 'sub' 'sub_ln1171_675' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2258 [1/1] (0.00ns)   --->   "%trunc_ln717_719 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_675, i32 2, i32 10"   --->   Operation 2258 'partselect' 'trunc_ln717_719' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2259 [1/1] (0.00ns)   --->   "%trunc_ln717_720 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1498, i32 1503"   --->   Operation 2259 'partselect' 'trunc_ln717_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2260 [1/1] (0.00ns)   --->   "%shl_ln1171_319 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_118, i1 0"   --->   Operation 2260 'bitconcatenate' 'shl_ln1171_319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2261 [1/1] (0.00ns)   --->   "%sext_ln1171_619 = sext i9 %shl_ln1171_319"   --->   Operation 2261 'sext' 'sext_ln1171_619' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2262 [1/1] (1.36ns)   --->   "%sub_ln1171_420 = sub i10 0, i10 %sext_ln1171_619"   --->   Operation 2262 'sub' 'sub_ln1171_420' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2263 [1/1] (0.00ns)   --->   "%trunc_ln717_721 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_420, i32 2, i32 9"   --->   Operation 2263 'partselect' 'trunc_ln717_721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2264 [1/1] (0.00ns)   --->   "%trunc_ln38_119 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1504, i32 1511" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2264 'partselect' 'trunc_ln38_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2265 [1/1] (0.00ns)   --->   "%sext_ln1171_620 = sext i8 %trunc_ln38_119"   --->   Operation 2265 'sext' 'sext_ln1171_620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2266 [1/1] (0.00ns)   --->   "%sext_ln1171_621 = sext i8 %trunc_ln38_119"   --->   Operation 2266 'sext' 'sext_ln1171_621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2267 [1/1] (0.00ns)   --->   "%sext_ln1171_622 = sext i8 %trunc_ln38_119"   --->   Operation 2267 'sext' 'sext_ln1171_622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2268 [1/1] (0.00ns)   --->   "%shl_ln1171_320 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_119, i2 0"   --->   Operation 2268 'bitconcatenate' 'shl_ln1171_320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2269 [1/1] (0.00ns)   --->   "%sext_ln1171_623 = sext i10 %shl_ln1171_320"   --->   Operation 2269 'sext' 'sext_ln1171_623' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2270 [1/1] (1.41ns)   --->   "%add_ln1171_47 = add i11 %sext_ln1171_623, i11 %sext_ln1171_622"   --->   Operation 2270 'add' 'add_ln1171_47' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2271 [1/1] (0.00ns)   --->   "%trunc_ln717_722 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_47, i32 2, i32 10"   --->   Operation 2271 'partselect' 'trunc_ln717_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2272 [1/1] (0.00ns)   --->   "%shl_ln1171_321 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_119, i3 0"   --->   Operation 2272 'bitconcatenate' 'shl_ln1171_321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2273 [1/1] (0.00ns)   --->   "%sext_ln1171_624 = sext i11 %shl_ln1171_321"   --->   Operation 2273 'sext' 'sext_ln1171_624' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2274 [1/1] (1.48ns)   --->   "%add_ln1171_48 = add i12 %sext_ln1171_624, i12 %sext_ln1171_621"   --->   Operation 2274 'add' 'add_ln1171_48' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2275 [1/1] (0.00ns)   --->   "%trunc_ln717_723 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_48, i32 2, i32 11"   --->   Operation 2275 'partselect' 'trunc_ln717_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2276 [1/1] (0.00ns)   --->   "%shl_ln1171_322 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_119, i4 0"   --->   Operation 2276 'bitconcatenate' 'shl_ln1171_322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2277 [1/1] (0.00ns)   --->   "%sext_ln1171_625 = sext i12 %shl_ln1171_322"   --->   Operation 2277 'sext' 'sext_ln1171_625' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2278 [1/1] (1.54ns)   --->   "%add_ln1171_49 = add i13 %sext_ln1171_625, i13 %sext_ln1171_620"   --->   Operation 2278 'add' 'add_ln1171_49' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2279 [1/1] (0.00ns)   --->   "%trunc_ln717_724 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_49, i32 2, i32 12"   --->   Operation 2279 'partselect' 'trunc_ln717_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2280 [1/1] (5.28ns)   --->   "%mul_ln1171_122 = mul i13 %sext_ln1171_620, i13 11"   --->   Operation 2280 'mul' 'mul_ln1171_122' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2281 [1/1] (0.00ns)   --->   "%trunc_ln717_725 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_122, i32 2, i32 12"   --->   Operation 2281 'partselect' 'trunc_ln717_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2282 [1/1] (1.48ns)   --->   "%sub_ln1171_421 = sub i12 0, i12 %sext_ln1171_624"   --->   Operation 2282 'sub' 'sub_ln1171_421' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2283 [1/1] (0.00ns)   --->   "%trunc_ln717_726 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_421, i32 2, i32 11"   --->   Operation 2283 'partselect' 'trunc_ln717_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2284 [1/1] (0.00ns)   --->   "%shl_ln717_11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_119, i1 0"   --->   Operation 2284 'bitconcatenate' 'shl_ln717_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2285 [1/1] (0.00ns)   --->   "%sext_ln38_109 = sext i9 %shl_ln717_11" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2285 'sext' 'sext_ln38_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2286 [1/1] (0.00ns)   --->   "%trunc_ln38_120 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1512, i32 1519" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2286 'partselect' 'trunc_ln38_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2287 [1/1] (0.00ns)   --->   "%sext_ln1171_626 = sext i8 %trunc_ln38_120"   --->   Operation 2287 'sext' 'sext_ln1171_626' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2288 [1/1] (0.00ns)   --->   "%shl_ln1171_323 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_120, i2 0"   --->   Operation 2288 'bitconcatenate' 'shl_ln1171_323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2289 [1/1] (0.00ns)   --->   "%sext_ln1171_627 = sext i10 %shl_ln1171_323"   --->   Operation 2289 'sext' 'sext_ln1171_627' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2290 [1/1] (1.41ns)   --->   "%sub_ln1171_422 = sub i11 %sext_ln1171_627, i11 %sext_ln1171_626"   --->   Operation 2290 'sub' 'sub_ln1171_422' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2291 [1/1] (0.00ns)   --->   "%trunc_ln717_727 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_422, i32 2, i32 10"   --->   Operation 2291 'partselect' 'trunc_ln717_727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2292 [1/1] (0.00ns)   --->   "%trunc_ln717_728 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1514, i32 1519"   --->   Operation 2292 'partselect' 'trunc_ln717_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2293 [1/1] (0.00ns)   --->   "%trunc_ln717_731 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1513, i32 1519"   --->   Operation 2293 'partselect' 'trunc_ln717_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2294 [1/1] (0.00ns)   --->   "%trunc_ln38_121 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1520, i32 1527" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2294 'partselect' 'trunc_ln38_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2295 [1/1] (0.00ns)   --->   "%sext_ln1171_631 = sext i8 %trunc_ln38_121"   --->   Operation 2295 'sext' 'sext_ln1171_631' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2296 [1/1] (0.00ns)   --->   "%sext_ln1171_632 = sext i8 %trunc_ln38_121"   --->   Operation 2296 'sext' 'sext_ln1171_632' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2297 [1/1] (0.00ns)   --->   "%shl_ln1171_326 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_121, i3 0"   --->   Operation 2297 'bitconcatenate' 'shl_ln1171_326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2298 [1/1] (0.00ns)   --->   "%sext_ln1171_633 = sext i11 %shl_ln1171_326"   --->   Operation 2298 'sext' 'sext_ln1171_633' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2299 [1/1] (0.00ns)   --->   "%shl_ln1171_327 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_121, i1 0"   --->   Operation 2299 'bitconcatenate' 'shl_ln1171_327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2300 [1/1] (0.00ns)   --->   "%sext_ln1171_634 = sext i9 %shl_ln1171_327"   --->   Operation 2300 'sext' 'sext_ln1171_634' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2301 [1/1] (1.48ns)   --->   "%add_ln1171_50 = add i12 %sext_ln1171_633, i12 %sext_ln1171_634"   --->   Operation 2301 'add' 'add_ln1171_50' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2302 [1/1] (0.00ns)   --->   "%trunc_ln717_732 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_50, i32 2, i32 11"   --->   Operation 2302 'partselect' 'trunc_ln717_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2303 [1/1] (0.00ns)   --->   "%shl_ln1171_328 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_121, i4 0"   --->   Operation 2303 'bitconcatenate' 'shl_ln1171_328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2304 [1/1] (0.00ns)   --->   "%sext_ln1171_635 = sext i12 %shl_ln1171_328"   --->   Operation 2304 'sext' 'sext_ln1171_635' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2305 [1/1] (0.00ns)   --->   "%shl_ln1171_329 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_121, i2 0"   --->   Operation 2305 'bitconcatenate' 'shl_ln1171_329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2306 [1/1] (0.00ns)   --->   "%sext_ln1171_636 = sext i10 %shl_ln1171_329"   --->   Operation 2306 'sext' 'sext_ln1171_636' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2307 [1/1] (0.00ns)   --->   "%sext_ln1171_637 = sext i10 %shl_ln1171_329"   --->   Operation 2307 'sext' 'sext_ln1171_637' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2308 [1/1] (1.54ns)   --->   "%sub_ln1171_426 = sub i13 %sext_ln1171_635, i13 %sext_ln1171_637"   --->   Operation 2308 'sub' 'sub_ln1171_426' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2309 [1/1] (0.00ns)   --->   "%trunc_ln717_733 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_426, i32 2, i32 12"   --->   Operation 2309 'partselect' 'trunc_ln717_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2310 [1/1] (1.41ns)   --->   "%sub_ln1171_427 = sub i11 %sext_ln1171_636, i11 %sext_ln1171_632"   --->   Operation 2310 'sub' 'sub_ln1171_427' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2311 [1/1] (0.00ns)   --->   "%trunc_ln717_734 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_427, i32 2, i32 10"   --->   Operation 2311 'partselect' 'trunc_ln717_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2312 [1/1] (1.54ns)   --->   "%sub_ln1171_428 = sub i13 %sext_ln1171_635, i13 %sext_ln1171_631"   --->   Operation 2312 'sub' 'sub_ln1171_428' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2313 [1/1] (0.00ns)   --->   "%trunc_ln717_735 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_428, i32 2, i32 12"   --->   Operation 2313 'partselect' 'trunc_ln717_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2314 [1/1] (1.41ns)   --->   "%sub_ln1171_676 = sub i11 %sext_ln1171_632, i11 %sext_ln1171_636"   --->   Operation 2314 'sub' 'sub_ln1171_676' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2315 [1/1] (0.00ns)   --->   "%trunc_ln717_736 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_676, i32 2, i32 10"   --->   Operation 2315 'partselect' 'trunc_ln717_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2316 [1/1] (0.00ns)   --->   "%sext_ln38_110 = sext i9 %trunc_ln717_736" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2316 'sext' 'sext_ln38_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2317 [1/1] (0.00ns)   --->   "%trunc_ln38_122 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1528, i32 1535" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2317 'partselect' 'trunc_ln38_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2318 [1/1] (0.00ns)   --->   "%sext_ln1171_638 = sext i8 %trunc_ln38_122"   --->   Operation 2318 'sext' 'sext_ln1171_638' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2319 [1/1] (0.00ns)   --->   "%sext_ln1171_639 = sext i8 %trunc_ln38_122"   --->   Operation 2319 'sext' 'sext_ln1171_639' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2320 [1/1] (0.00ns)   --->   "%sext_ln1171_640 = sext i8 %trunc_ln38_122"   --->   Operation 2320 'sext' 'sext_ln1171_640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2321 [1/1] (0.00ns)   --->   "%shl_ln1171_330 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_122, i3 0"   --->   Operation 2321 'bitconcatenate' 'shl_ln1171_330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2322 [1/1] (0.00ns)   --->   "%sext_ln1171_641 = sext i11 %shl_ln1171_330"   --->   Operation 2322 'sext' 'sext_ln1171_641' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2323 [1/1] (1.48ns)   --->   "%add_ln1171_51 = add i12 %sext_ln1171_641, i12 %sext_ln1171_640"   --->   Operation 2323 'add' 'add_ln1171_51' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2324 [1/1] (0.00ns)   --->   "%trunc_ln717_737 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_51, i32 2, i32 11"   --->   Operation 2324 'partselect' 'trunc_ln717_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2325 [1/1] (0.00ns)   --->   "%shl_ln1171_331 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_122, i1 0"   --->   Operation 2325 'bitconcatenate' 'shl_ln1171_331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2326 [1/1] (0.00ns)   --->   "%sext_ln1171_642 = sext i9 %shl_ln1171_331"   --->   Operation 2326 'sext' 'sext_ln1171_642' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2327 [1/1] (1.36ns)   --->   "%sub_ln1171_429 = sub i10 0, i10 %sext_ln1171_642"   --->   Operation 2327 'sub' 'sub_ln1171_429' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2328 [1/1] (0.00ns)   --->   "%trunc_ln717_738 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_429, i32 2, i32 9"   --->   Operation 2328 'partselect' 'trunc_ln717_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2329 [1/1] (0.00ns)   --->   "%sext_ln1171_1300 = sext i8 %trunc_ln717_738"   --->   Operation 2329 'sext' 'sext_ln1171_1300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2330 [1/1] (5.28ns)   --->   "%mul_ln1171_123 = mul i14 %sext_ln1171_639, i14 16363"   --->   Operation 2330 'mul' 'mul_ln1171_123' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2331 [1/1] (0.00ns)   --->   "%trunc_ln717_739 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_123, i32 2, i32 13"   --->   Operation 2331 'partselect' 'trunc_ln717_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2332 [1/1] (5.28ns)   --->   "%mul_ln1171_124 = mul i15 %sext_ln1171_638, i15 32722"   --->   Operation 2332 'mul' 'mul_ln1171_124' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2333 [1/1] (0.00ns)   --->   "%trunc_ln717_740 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_124, i32 2, i32 14"   --->   Operation 2333 'partselect' 'trunc_ln717_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2334 [1/1] (0.00ns)   --->   "%shl_ln1171_332 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_122, i5 0"   --->   Operation 2334 'bitconcatenate' 'shl_ln1171_332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2335 [1/1] (0.00ns)   --->   "%sext_ln1171_643 = sext i13 %shl_ln1171_332"   --->   Operation 2335 'sext' 'sext_ln1171_643' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2336 [1/1] (1.53ns)   --->   "%add_ln1171_52 = add i14 %sext_ln1171_643, i14 %sext_ln1171_639"   --->   Operation 2336 'add' 'add_ln1171_52' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2337 [1/1] (0.00ns)   --->   "%trunc_ln717_741 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %add_ln1171_52, i32 2, i32 13"   --->   Operation 2337 'partselect' 'trunc_ln717_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2338 [1/1] (0.00ns)   --->   "%trunc_ln717_742 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1529, i32 1535"   --->   Operation 2338 'partselect' 'trunc_ln717_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2339 [1/1] (0.00ns)   --->   "%mult_V_1537 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1536, i32 1543" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2339 'partselect' 'mult_V_1537' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2340 [1/1] (0.00ns)   --->   "%sext_ln1171_644 = sext i8 %mult_V_1537"   --->   Operation 2340 'sext' 'sext_ln1171_644' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2341 [1/1] (0.00ns)   --->   "%sext_ln1171_645 = sext i8 %mult_V_1537"   --->   Operation 2341 'sext' 'sext_ln1171_645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2342 [1/1] (0.00ns)   --->   "%tmp_65 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1537, i3 0"   --->   Operation 2342 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2343 [1/1] (0.00ns)   --->   "%sext_ln1171_1007 = sext i11 %tmp_65"   --->   Operation 2343 'sext' 'sext_ln1171_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2344 [1/1] (1.48ns)   --->   "%sub_ln1171_677 = sub i12 %sext_ln1171_645, i12 %sext_ln1171_1007"   --->   Operation 2344 'sub' 'sub_ln1171_677' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2345 [1/1] (0.00ns)   --->   "%trunc_ln717_743 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_677, i32 2, i32 11"   --->   Operation 2345 'partselect' 'trunc_ln717_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2346 [1/1] (0.00ns)   --->   "%sext_ln42_42 = sext i10 %trunc_ln717_743" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2346 'sext' 'sext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2347 [1/1] (0.00ns)   --->   "%shl_ln1171_333 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1537, i1 0"   --->   Operation 2347 'bitconcatenate' 'shl_ln1171_333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2348 [1/1] (0.00ns)   --->   "%sext_ln1171_646 = sext i9 %shl_ln1171_333"   --->   Operation 2348 'sext' 'sext_ln1171_646' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2349 [1/1] (1.36ns)   --->   "%sub_ln1171_430 = sub i10 0, i10 %sext_ln1171_646"   --->   Operation 2349 'sub' 'sub_ln1171_430' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2350 [1/1] (0.00ns)   --->   "%trunc_ln717_744 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_430, i32 2, i32 9"   --->   Operation 2350 'partselect' 'trunc_ln717_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2351 [1/1] (0.00ns)   --->   "%trunc_ln717_745 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1538, i32 1543"   --->   Operation 2351 'partselect' 'trunc_ln717_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2352 [1/1] (1.30ns)   --->   "%sub_ln1171_431 = sub i9 0, i9 %sext_ln1171_644"   --->   Operation 2352 'sub' 'sub_ln1171_431' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2353 [1/1] (0.00ns)   --->   "%trunc_ln717_746 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_431, i32 2, i32 8"   --->   Operation 2353 'partselect' 'trunc_ln717_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2354 [1/1] (0.00ns)   --->   "%sext_ln38_111 = sext i7 %trunc_ln717_746" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2354 'sext' 'sext_ln38_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2355 [1/1] (0.00ns)   --->   "%trunc_ln38_123 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1544, i32 1551" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2355 'partselect' 'trunc_ln38_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2356 [1/1] (0.00ns)   --->   "%sext_ln1171_647 = sext i8 %trunc_ln38_123"   --->   Operation 2356 'sext' 'sext_ln1171_647' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2357 [1/1] (0.00ns)   --->   "%sext_ln1171_648 = sext i8 %trunc_ln38_123"   --->   Operation 2357 'sext' 'sext_ln1171_648' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2358 [1/1] (0.00ns)   --->   "%shl_ln1171_334 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_123, i3 0"   --->   Operation 2358 'bitconcatenate' 'shl_ln1171_334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2359 [1/1] (0.00ns)   --->   "%sext_ln1171_649 = sext i11 %shl_ln1171_334"   --->   Operation 2359 'sext' 'sext_ln1171_649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2360 [1/1] (0.00ns)   --->   "%shl_ln1171_335 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_123, i1 0"   --->   Operation 2360 'bitconcatenate' 'shl_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2361 [1/1] (0.00ns)   --->   "%sext_ln1171_650 = sext i9 %shl_ln1171_335"   --->   Operation 2361 'sext' 'sext_ln1171_650' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2362 [1/1] (0.00ns)   --->   "%sext_ln1171_651 = sext i9 %shl_ln1171_335"   --->   Operation 2362 'sext' 'sext_ln1171_651' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2363 [1/1] (1.48ns)   --->   "%sub_ln1171_432 = sub i12 %sext_ln1171_649, i12 %sext_ln1171_651"   --->   Operation 2363 'sub' 'sub_ln1171_432' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2364 [1/1] (0.00ns)   --->   "%trunc_ln717_747 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_432, i32 2, i32 11"   --->   Operation 2364 'partselect' 'trunc_ln717_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2365 [1/1] (0.00ns)   --->   "%sext_ln1171_1302 = sext i10 %trunc_ln717_747"   --->   Operation 2365 'sext' 'sext_ln1171_1302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2366 [1/1] (1.36ns)   --->   "%sub_ln1171_433 = sub i10 0, i10 %sext_ln1171_650"   --->   Operation 2366 'sub' 'sub_ln1171_433' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2367 [1/1] (0.00ns)   --->   "%trunc_ln717_748 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_433, i32 2, i32 9"   --->   Operation 2367 'partselect' 'trunc_ln717_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2368 [1/1] (0.00ns)   --->   "%sext_ln1171_1303 = sext i8 %trunc_ln717_748"   --->   Operation 2368 'sext' 'sext_ln1171_1303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2369 [1/1] (0.00ns)   --->   "%shl_ln1171_336 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_123, i4 0"   --->   Operation 2369 'bitconcatenate' 'shl_ln1171_336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2370 [1/1] (0.00ns)   --->   "%sext_ln1171_652 = sext i12 %shl_ln1171_336"   --->   Operation 2370 'sext' 'sext_ln1171_652' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2371 [1/1] (0.00ns)   --->   "%shl_ln1171_337 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_123, i2 0"   --->   Operation 2371 'bitconcatenate' 'shl_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2372 [1/1] (0.00ns)   --->   "%sext_ln1171_653 = sext i10 %shl_ln1171_337"   --->   Operation 2372 'sext' 'sext_ln1171_653' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2373 [1/1] (1.54ns)   --->   "%sub_ln1171_434 = sub i13 %sext_ln1171_653, i13 %sext_ln1171_652"   --->   Operation 2373 'sub' 'sub_ln1171_434' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2374 [1/1] (0.00ns)   --->   "%trunc_ln717_749 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_434, i32 2, i32 12"   --->   Operation 2374 'partselect' 'trunc_ln717_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2375 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_435 = sub i13 0, i13 %sext_ln1171_652"   --->   Operation 2375 'sub' 'sub_ln1171_435' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2376 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_436 = sub i13 %sub_ln1171_435, i13 %sext_ln1171_647"   --->   Operation 2376 'sub' 'sub_ln1171_436' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2377 [1/1] (0.00ns)   --->   "%trunc_ln717_750 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_436, i32 2, i32 12"   --->   Operation 2377 'partselect' 'trunc_ln717_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2378 [1/1] (1.48ns)   --->   "%add_ln1171_53 = add i12 %sext_ln1171_649, i12 %sext_ln1171_651"   --->   Operation 2378 'add' 'add_ln1171_53' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2379 [1/1] (0.00ns)   --->   "%trunc_ln717_751 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_53, i32 2, i32 11"   --->   Operation 2379 'partselect' 'trunc_ln717_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2380 [1/1] (1.30ns)   --->   "%sub_ln1171_437 = sub i9 0, i9 %sext_ln1171_648"   --->   Operation 2380 'sub' 'sub_ln1171_437' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2381 [1/1] (0.00ns)   --->   "%trunc_ln717_752 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_437, i32 2, i32 8"   --->   Operation 2381 'partselect' 'trunc_ln717_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2382 [1/1] (0.00ns)   --->   "%sext_ln38_112 = sext i7 %trunc_ln717_752" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2382 'sext' 'sext_ln38_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2383 [1/1] (0.00ns)   --->   "%trunc_ln38_124 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1552, i32 1559" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2383 'partselect' 'trunc_ln38_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2384 [1/1] (0.00ns)   --->   "%sext_ln1171_654 = sext i8 %trunc_ln38_124"   --->   Operation 2384 'sext' 'sext_ln1171_654' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2385 [1/1] (0.00ns)   --->   "%sext_ln1171_655 = sext i8 %trunc_ln38_124"   --->   Operation 2385 'sext' 'sext_ln1171_655' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2386 [1/1] (0.00ns)   --->   "%tmp_66 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_124, i2 0"   --->   Operation 2386 'bitconcatenate' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2387 [1/1] (0.00ns)   --->   "%sext_ln1171_1008 = sext i10 %tmp_66"   --->   Operation 2387 'sext' 'sext_ln1171_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2388 [1/1] (1.41ns)   --->   "%sub_ln1171_678 = sub i11 %sext_ln1171_655, i11 %sext_ln1171_1008"   --->   Operation 2388 'sub' 'sub_ln1171_678' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2389 [1/1] (0.00ns)   --->   "%trunc_ln717_753 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_678, i32 2, i32 10"   --->   Operation 2389 'partselect' 'trunc_ln717_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2390 [1/1] (0.00ns)   --->   "%sext_ln1171_1307 = sext i9 %trunc_ln717_753"   --->   Operation 2390 'sext' 'sext_ln1171_1307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2391 [1/1] (1.41ns)   --->   "%add_ln1171_54 = add i11 %sext_ln1171_1008, i11 %sext_ln1171_655"   --->   Operation 2391 'add' 'add_ln1171_54' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2392 [1/1] (0.00ns)   --->   "%trunc_ln717_754 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_54, i32 2, i32 10"   --->   Operation 2392 'partselect' 'trunc_ln717_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2393 [1/1] (0.00ns)   --->   "%trunc_ln717_755 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1554, i32 1559"   --->   Operation 2393 'partselect' 'trunc_ln717_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2394 [1/1] (1.30ns)   --->   "%sub_ln1171_438 = sub i9 0, i9 %sext_ln1171_654"   --->   Operation 2394 'sub' 'sub_ln1171_438' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2395 [1/1] (0.00ns)   --->   "%trunc_ln717_756 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_438, i32 2, i32 8"   --->   Operation 2395 'partselect' 'trunc_ln717_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2396 [1/1] (0.00ns)   --->   "%trunc_ln717_757 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1553, i32 1559"   --->   Operation 2396 'partselect' 'trunc_ln717_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2397 [1/1] (0.00ns)   --->   "%trunc_ln38_125 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1560, i32 1567" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2397 'partselect' 'trunc_ln38_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2398 [1/1] (0.00ns)   --->   "%sext_ln1171_657 = sext i8 %trunc_ln38_125"   --->   Operation 2398 'sext' 'sext_ln1171_657' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2399 [1/1] (0.00ns)   --->   "%shl_ln1171_338 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_125, i2 0"   --->   Operation 2399 'bitconcatenate' 'shl_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2400 [1/1] (0.00ns)   --->   "%sext_ln1171_658 = sext i10 %shl_ln1171_338"   --->   Operation 2400 'sext' 'sext_ln1171_658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2401 [1/1] (1.41ns)   --->   "%sub_ln1171_439 = sub i11 %sext_ln1171_658, i11 %sext_ln1171_657"   --->   Operation 2401 'sub' 'sub_ln1171_439' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2402 [1/1] (0.00ns)   --->   "%trunc_ln717_758 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_439, i32 2, i32 10"   --->   Operation 2402 'partselect' 'trunc_ln717_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2403 [1/1] (0.00ns)   --->   "%sext_ln1171_1308 = sext i9 %trunc_ln717_758"   --->   Operation 2403 'sext' 'sext_ln1171_1308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2404 [1/1] (0.00ns)   --->   "%shl_ln1171_339 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_125, i3 0"   --->   Operation 2404 'bitconcatenate' 'shl_ln1171_339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2405 [1/1] (0.00ns)   --->   "%sext_ln1171_659 = sext i11 %shl_ln1171_339"   --->   Operation 2405 'sext' 'sext_ln1171_659' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2406 [1/1] (0.00ns)   --->   "%shl_ln1171_340 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_125, i1 0"   --->   Operation 2406 'bitconcatenate' 'shl_ln1171_340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2407 [1/1] (0.00ns)   --->   "%sext_ln1171_660 = sext i9 %shl_ln1171_340"   --->   Operation 2407 'sext' 'sext_ln1171_660' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2408 [1/1] (1.48ns)   --->   "%sub_ln1171_440 = sub i12 %sext_ln1171_660, i12 %sext_ln1171_659"   --->   Operation 2408 'sub' 'sub_ln1171_440' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2409 [1/1] (0.00ns)   --->   "%trunc_ln717_759 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_440, i32 2, i32 11"   --->   Operation 2409 'partselect' 'trunc_ln717_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2410 [1/1] (0.00ns)   --->   "%trunc_ln717_760 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1562, i32 1567"   --->   Operation 2410 'partselect' 'trunc_ln717_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2411 [1/1] (0.00ns)   --->   "%trunc_ln717_761 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1561, i32 1567"   --->   Operation 2411 'partselect' 'trunc_ln717_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2412 [1/1] (0.00ns)   --->   "%trunc_ln38_126 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1568, i32 1575" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2412 'partselect' 'trunc_ln38_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2413 [1/1] (0.00ns)   --->   "%sext_ln1171_661 = sext i8 %trunc_ln38_126"   --->   Operation 2413 'sext' 'sext_ln1171_661' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2414 [1/1] (0.00ns)   --->   "%sext_ln1171_662 = sext i8 %trunc_ln38_126"   --->   Operation 2414 'sext' 'sext_ln1171_662' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2415 [1/1] (0.00ns)   --->   "%shl_ln1171_341 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_126, i3 0"   --->   Operation 2415 'bitconcatenate' 'shl_ln1171_341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2416 [1/1] (0.00ns)   --->   "%sext_ln1171_663 = sext i11 %shl_ln1171_341"   --->   Operation 2416 'sext' 'sext_ln1171_663' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2417 [1/1] (1.48ns)   --->   "%sub_ln1171_441 = sub i12 %sext_ln1171_663, i12 %sext_ln1171_662"   --->   Operation 2417 'sub' 'sub_ln1171_441' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2418 [1/1] (0.00ns)   --->   "%trunc_ln717_762 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_441, i32 2, i32 11"   --->   Operation 2418 'partselect' 'trunc_ln717_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2419 [1/1] (0.00ns)   --->   "%sext_ln1171_1309 = sext i10 %trunc_ln717_762"   --->   Operation 2419 'sext' 'sext_ln1171_1309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2420 [1/1] (5.28ns)   --->   "%mul_ln1171_125 = mul i14 %sext_ln1171_661, i14 19"   --->   Operation 2420 'mul' 'mul_ln1171_125' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2421 [1/1] (0.00ns)   --->   "%trunc_ln717_763 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_125, i32 2, i32 13"   --->   Operation 2421 'partselect' 'trunc_ln717_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2422 [1/1] (0.00ns)   --->   "%shl_ln1171_342 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_126, i2 0"   --->   Operation 2422 'bitconcatenate' 'shl_ln1171_342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2423 [1/1] (0.00ns)   --->   "%sext_ln1171_664 = sext i10 %shl_ln1171_342"   --->   Operation 2423 'sext' 'sext_ln1171_664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2424 [1/1] (1.41ns)   --->   "%sub_ln1171_442 = sub i11 0, i11 %sext_ln1171_664"   --->   Operation 2424 'sub' 'sub_ln1171_442' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2425 [1/1] (0.00ns)   --->   "%trunc_ln717_764 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_442, i32 2, i32 10"   --->   Operation 2425 'partselect' 'trunc_ln717_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2426 [1/1] (5.28ns)   --->   "%mul_ln1171_126 = mul i14 %sext_ln1171_661, i14 16357"   --->   Operation 2426 'mul' 'mul_ln1171_126' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2427 [1/1] (0.00ns)   --->   "%trunc_ln717_765 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_126, i32 2, i32 13"   --->   Operation 2427 'partselect' 'trunc_ln717_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2428 [1/1] (0.00ns)   --->   "%shl_ln1171_343 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_126, i4 0"   --->   Operation 2428 'bitconcatenate' 'shl_ln1171_343' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2429 [1/1] (0.00ns)   --->   "%sext_ln1171_665 = sext i12 %shl_ln1171_343"   --->   Operation 2429 'sext' 'sext_ln1171_665' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2430 [1/1] (0.00ns)   --->   "%shl_ln1171_344 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_126, i1 0"   --->   Operation 2430 'bitconcatenate' 'shl_ln1171_344' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2431 [1/1] (0.00ns)   --->   "%sext_ln1171_666 = sext i9 %shl_ln1171_344"   --->   Operation 2431 'sext' 'sext_ln1171_666' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2432 [1/1] (0.00ns)   --->   "%sext_ln1171_667 = sext i9 %shl_ln1171_344"   --->   Operation 2432 'sext' 'sext_ln1171_667' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2433 [1/1] (1.54ns)   --->   "%add_ln1171_55 = add i13 %sext_ln1171_665, i13 %sext_ln1171_667"   --->   Operation 2433 'add' 'add_ln1171_55' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2434 [1/1] (0.00ns)   --->   "%trunc_ln717_766 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_55, i32 2, i32 12"   --->   Operation 2434 'partselect' 'trunc_ln717_766' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2435 [1/1] (1.36ns)   --->   "%sub_ln1171_443 = sub i10 0, i10 %sext_ln1171_666"   --->   Operation 2435 'sub' 'sub_ln1171_443' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2436 [1/1] (0.00ns)   --->   "%trunc_ln717_767 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_443, i32 2, i32 9"   --->   Operation 2436 'partselect' 'trunc_ln717_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2437 [1/1] (0.00ns)   --->   "%trunc_ln38_127 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1576, i32 1583" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2437 'partselect' 'trunc_ln38_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2438 [1/1] (0.00ns)   --->   "%shl_ln1171_345 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_127, i3 0"   --->   Operation 2438 'bitconcatenate' 'shl_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2439 [1/1] (0.00ns)   --->   "%sext_ln1171_670 = sext i11 %shl_ln1171_345"   --->   Operation 2439 'sext' 'sext_ln1171_670' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2440 [1/1] (0.00ns)   --->   "%shl_ln1171_346 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_127, i1 0"   --->   Operation 2440 'bitconcatenate' 'shl_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2441 [1/1] (0.00ns)   --->   "%sext_ln1171_671 = sext i9 %shl_ln1171_346"   --->   Operation 2441 'sext' 'sext_ln1171_671' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2442 [1/1] (1.48ns)   --->   "%sub_ln1171_444 = sub i12 %sext_ln1171_670, i12 %sext_ln1171_671"   --->   Operation 2442 'sub' 'sub_ln1171_444' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2443 [1/1] (0.00ns)   --->   "%trunc_ln717_768 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_444, i32 2, i32 11"   --->   Operation 2443 'partselect' 'trunc_ln717_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2444 [1/1] (0.00ns)   --->   "%sext_ln1171_1314 = sext i10 %trunc_ln717_768"   --->   Operation 2444 'sext' 'sext_ln1171_1314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2445 [1/1] (1.48ns)   --->   "%sub_ln1171_445 = sub i12 %sext_ln1171_671, i12 %sext_ln1171_670"   --->   Operation 2445 'sub' 'sub_ln1171_445' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2446 [1/1] (0.00ns)   --->   "%trunc_ln717_769 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_445, i32 2, i32 11"   --->   Operation 2446 'partselect' 'trunc_ln717_769' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2447 [1/1] (0.00ns)   --->   "%trunc_ln717_770 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1577, i32 1583"   --->   Operation 2447 'partselect' 'trunc_ln717_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2448 [1/1] (0.00ns)   --->   "%trunc_ln38_128 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1584, i32 1591" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2448 'partselect' 'trunc_ln38_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2449 [1/1] (0.00ns)   --->   "%sext_ln1171_672 = sext i8 %trunc_ln38_128"   --->   Operation 2449 'sext' 'sext_ln1171_672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2450 [1/1] (0.00ns)   --->   "%sext_ln1171_673 = sext i8 %trunc_ln38_128"   --->   Operation 2450 'sext' 'sext_ln1171_673' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2451 [1/1] (0.00ns)   --->   "%shl_ln1171_348 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_128, i4 0"   --->   Operation 2451 'bitconcatenate' 'shl_ln1171_348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2452 [1/1] (0.00ns)   --->   "%sext_ln1171_676 = sext i12 %shl_ln1171_348"   --->   Operation 2452 'sext' 'sext_ln1171_676' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2453 [1/1] (1.54ns)   --->   "%sub_ln1171_448 = sub i13 %sext_ln1171_676, i13 %sext_ln1171_673"   --->   Operation 2453 'sub' 'sub_ln1171_448' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2454 [1/1] (0.00ns)   --->   "%trunc_ln717_774 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_448, i32 2, i32 12"   --->   Operation 2454 'partselect' 'trunc_ln717_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2455 [1/1] (5.28ns)   --->   "%mul_ln1171_127 = mul i13 %sext_ln1171_673, i13 8181"   --->   Operation 2455 'mul' 'mul_ln1171_127' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2456 [1/1] (0.00ns)   --->   "%trunc_ln717_776 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_127, i32 2, i32 12"   --->   Operation 2456 'partselect' 'trunc_ln717_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2457 [1/1] (0.00ns)   --->   "%shl_ln1171_349 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_128, i2 0"   --->   Operation 2457 'bitconcatenate' 'shl_ln1171_349' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2458 [1/1] (0.00ns)   --->   "%sext_ln1171_677 = sext i10 %shl_ln1171_349"   --->   Operation 2458 'sext' 'sext_ln1171_677' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2459 [1/1] (1.41ns)   --->   "%sub_ln1171_450 = sub i11 %sext_ln1171_677, i11 %sext_ln1171_672"   --->   Operation 2459 'sub' 'sub_ln1171_450' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2460 [1/1] (0.00ns)   --->   "%trunc_ln717_777 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_450, i32 2, i32 10"   --->   Operation 2460 'partselect' 'trunc_ln717_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2461 [1/1] (0.00ns)   --->   "%trunc_ln38_129 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1600, i32 1607" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2461 'partselect' 'trunc_ln38_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2462 [1/1] (0.00ns)   --->   "%sext_ln717_193 = sext i8 %trunc_ln38_129"   --->   Operation 2462 'sext' 'sext_ln717_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2463 [1/1] (0.00ns)   --->   "%sext_ln717_194 = sext i8 %trunc_ln38_129"   --->   Operation 2463 'sext' 'sext_ln717_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2464 [1/1] (0.00ns)   --->   "%sext_ln717_195 = sext i8 %trunc_ln38_129"   --->   Operation 2464 'sext' 'sext_ln717_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2465 [1/1] (0.00ns)   --->   "%trunc_ln717_778 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1601, i32 1607"   --->   Operation 2465 'partselect' 'trunc_ln717_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2466 [1/1] (0.00ns)   --->   "%trunc_ln717_779 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1602, i32 1607"   --->   Operation 2466 'partselect' 'trunc_ln717_779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2467 [1/1] (0.00ns)   --->   "%tmp_68 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_129, i2 0"   --->   Operation 2467 'bitconcatenate' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2468 [1/1] (0.00ns)   --->   "%sext_ln1171_1010 = sext i10 %tmp_68"   --->   Operation 2468 'sext' 'sext_ln1171_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2469 [1/1] (1.41ns)   --->   "%sub_ln1171_680 = sub i11 %sext_ln717_195, i11 %sext_ln1171_1010"   --->   Operation 2469 'sub' 'sub_ln1171_680' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2470 [1/1] (0.00ns)   --->   "%trunc_ln717_780 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_680, i32 2, i32 10"   --->   Operation 2470 'partselect' 'trunc_ln717_780' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2471 [1/1] (5.28ns)   --->   "%mul_ln1171_128 = mul i13 %sext_ln717_194, i13 13"   --->   Operation 2471 'mul' 'mul_ln1171_128' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2472 [1/1] (0.00ns)   --->   "%trunc_ln717_781 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_128, i32 2, i32 12"   --->   Operation 2472 'partselect' 'trunc_ln717_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2473 [1/1] (1.30ns)   --->   "%sub_ln1171_451 = sub i9 0, i9 %sext_ln717_193"   --->   Operation 2473 'sub' 'sub_ln1171_451' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2474 [1/1] (0.00ns)   --->   "%trunc_ln717_782 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_451, i32 2, i32 8"   --->   Operation 2474 'partselect' 'trunc_ln717_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2475 [1/1] (0.00ns)   --->   "%trunc_ln38_130 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1608, i32 1615" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2475 'partselect' 'trunc_ln38_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2476 [1/1] (0.00ns)   --->   "%sext_ln1171_678 = sext i8 %trunc_ln38_130"   --->   Operation 2476 'sext' 'sext_ln1171_678' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2477 [1/1] (0.00ns)   --->   "%shl_ln1171_351 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_130, i3 0"   --->   Operation 2477 'bitconcatenate' 'shl_ln1171_351' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2478 [1/1] (0.00ns)   --->   "%sext_ln1171_681 = sext i11 %shl_ln1171_351"   --->   Operation 2478 'sext' 'sext_ln1171_681' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2479 [1/1] (1.48ns)   --->   "%sub_ln1171_453 = sub i12 %sext_ln1171_681, i12 %sext_ln1171_678"   --->   Operation 2479 'sub' 'sub_ln1171_453' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2480 [1/1] (0.00ns)   --->   "%trunc_ln717_784 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_453, i32 2, i32 11"   --->   Operation 2480 'partselect' 'trunc_ln717_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2481 [1/1] (0.00ns)   --->   "%sext_ln717_196 = sext i10 %trunc_ln717_784"   --->   Operation 2481 'sext' 'sext_ln717_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2482 [1/1] (0.00ns)   --->   "%shl_ln717_12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_130, i1 0"   --->   Operation 2482 'bitconcatenate' 'shl_ln717_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2483 [1/1] (0.00ns)   --->   "%sext_ln1171_684 = sext i9 %shl_ln717_12"   --->   Operation 2483 'sext' 'sext_ln1171_684' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2484 [1/1] (1.48ns)   --->   "%add_ln1171_56 = add i12 %sext_ln1171_681, i12 %sext_ln1171_684"   --->   Operation 2484 'add' 'add_ln1171_56' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2485 [1/1] (0.00ns)   --->   "%trunc_ln717_785 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_56, i32 2, i32 11"   --->   Operation 2485 'partselect' 'trunc_ln717_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2486 [1/1] (0.00ns)   --->   "%trunc_ln38_131 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1616, i32 1623" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2486 'partselect' 'trunc_ln38_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2487 [1/1] (0.00ns)   --->   "%sext_ln1171_685 = sext i8 %trunc_ln38_131"   --->   Operation 2487 'sext' 'sext_ln1171_685' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2488 [1/1] (0.00ns)   --->   "%sext_ln1171_686 = sext i8 %trunc_ln38_131"   --->   Operation 2488 'sext' 'sext_ln1171_686' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2489 [1/1] (1.30ns)   --->   "%sub_ln1171_456 = sub i9 0, i9 %sext_ln1171_686"   --->   Operation 2489 'sub' 'sub_ln1171_456' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2490 [1/1] (0.00ns)   --->   "%trunc_ln717_788 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_456, i32 2, i32 8"   --->   Operation 2490 'partselect' 'trunc_ln717_788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2491 [1/1] (0.00ns)   --->   "%tmp_69 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_131, i2 0"   --->   Operation 2491 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2492 [1/1] (0.00ns)   --->   "%sext_ln1171_1011 = sext i10 %tmp_69"   --->   Operation 2492 'sext' 'sext_ln1171_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2493 [1/1] (1.41ns)   --->   "%sub_ln1171_681 = sub i11 %sext_ln1171_685, i11 %sext_ln1171_1011"   --->   Operation 2493 'sub' 'sub_ln1171_681' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2494 [1/1] (0.00ns)   --->   "%trunc_ln717_789 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_681, i32 2, i32 10"   --->   Operation 2494 'partselect' 'trunc_ln717_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2495 [1/1] (0.00ns)   --->   "%sext_ln1171_1328 = sext i9 %trunc_ln717_789"   --->   Operation 2495 'sext' 'sext_ln1171_1328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2496 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_457 = sub i11 0, i11 %sext_ln1171_1011"   --->   Operation 2496 'sub' 'sub_ln1171_457' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2497 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_458 = sub i11 %sub_ln1171_457, i11 %sext_ln1171_685"   --->   Operation 2497 'sub' 'sub_ln1171_458' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2498 [1/1] (0.00ns)   --->   "%trunc_ln717_790 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_458, i32 2, i32 10"   --->   Operation 2498 'partselect' 'trunc_ln717_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2499 [1/1] (0.00ns)   --->   "%shl_ln1171_352 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_131, i1 0"   --->   Operation 2499 'bitconcatenate' 'shl_ln1171_352' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2500 [1/1] (0.00ns)   --->   "%sext_ln1171_688 = sext i9 %shl_ln1171_352"   --->   Operation 2500 'sext' 'sext_ln1171_688' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2501 [1/1] (1.36ns)   --->   "%sub_ln1171_459 = sub i10 0, i10 %sext_ln1171_688"   --->   Operation 2501 'sub' 'sub_ln1171_459' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2502 [1/1] (0.00ns)   --->   "%trunc_ln717_791 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_459, i32 2, i32 9"   --->   Operation 2502 'partselect' 'trunc_ln717_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2503 [1/1] (0.00ns)   --->   "%sext_ln38_118 = sext i8 %trunc_ln717_791" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2503 'sext' 'sext_ln38_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2504 [1/1] (0.00ns)   --->   "%trunc_ln38_132 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1624, i32 1631" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2504 'partselect' 'trunc_ln38_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2505 [1/1] (0.00ns)   --->   "%sext_ln717_197 = sext i8 %trunc_ln38_132"   --->   Operation 2505 'sext' 'sext_ln717_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2506 [1/1] (0.00ns)   --->   "%trunc_ln717_792 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1626, i32 1631"   --->   Operation 2506 'partselect' 'trunc_ln717_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2507 [1/1] (0.00ns)   --->   "%shl_ln717_13 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_132, i1 0"   --->   Operation 2507 'bitconcatenate' 'shl_ln717_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2508 [1/1] (0.00ns)   --->   "%sext_ln1171_1330 = sext i9 %shl_ln717_13"   --->   Operation 2508 'sext' 'sext_ln1171_1330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2509 [1/1] (0.00ns)   --->   "%shl_ln1171_353 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_132, i3 0"   --->   Operation 2509 'bitconcatenate' 'shl_ln1171_353' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2510 [1/1] (0.00ns)   --->   "%sext_ln1171_690 = sext i11 %shl_ln1171_353"   --->   Operation 2510 'sext' 'sext_ln1171_690' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2511 [1/1] (1.48ns)   --->   "%add_ln1171_57 = add i12 %sext_ln1171_690, i12 %sext_ln717_197"   --->   Operation 2511 'add' 'add_ln1171_57' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2512 [1/1] (0.00ns)   --->   "%trunc_ln717_793 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_57, i32 2, i32 11"   --->   Operation 2512 'partselect' 'trunc_ln717_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2513 [1/1] (0.00ns)   --->   "%sext_ln1171_691 = sext i9 %shl_ln717_13"   --->   Operation 2513 'sext' 'sext_ln1171_691' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2514 [1/1] (1.48ns)   --->   "%add_ln1171_58 = add i12 %sext_ln1171_690, i12 %sext_ln1171_1330"   --->   Operation 2514 'add' 'add_ln1171_58' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2515 [1/1] (0.00ns)   --->   "%trunc_ln717_794 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_58, i32 2, i32 11"   --->   Operation 2515 'partselect' 'trunc_ln717_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2516 [1/1] (0.00ns)   --->   "%sext_ln1171_1332 = sext i10 %trunc_ln717_794"   --->   Operation 2516 'sext' 'sext_ln1171_1332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2517 [1/1] (0.00ns)   --->   "%shl_ln1171_354 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_132, i2 0"   --->   Operation 2517 'bitconcatenate' 'shl_ln1171_354' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2518 [1/1] (0.00ns)   --->   "%sext_ln1171_693 = sext i10 %shl_ln1171_354"   --->   Operation 2518 'sext' 'sext_ln1171_693' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2519 [1/1] (1.41ns)   --->   "%sub_ln1171_460 = sub i11 0, i11 %sext_ln1171_693"   --->   Operation 2519 'sub' 'sub_ln1171_460' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2520 [1/1] (0.00ns)   --->   "%trunc_ln717_795 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_460, i32 2, i32 10"   --->   Operation 2520 'partselect' 'trunc_ln717_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2521 [1/1] (1.36ns)   --->   "%sub_ln1171_461 = sub i10 0, i10 %sext_ln1171_691"   --->   Operation 2521 'sub' 'sub_ln1171_461' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2522 [1/1] (0.00ns)   --->   "%trunc_ln717_796 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_461, i32 2, i32 9"   --->   Operation 2522 'partselect' 'trunc_ln717_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2523 [1/1] (0.00ns)   --->   "%sext_ln38_119 = sext i8 %trunc_ln717_796" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2523 'sext' 'sext_ln38_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2524 [1/1] (0.00ns)   --->   "%trunc_ln38_133 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1632, i32 1639" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2524 'partselect' 'trunc_ln38_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2525 [1/1] (0.00ns)   --->   "%sext_ln1171_694 = sext i8 %trunc_ln38_133"   --->   Operation 2525 'sext' 'sext_ln1171_694' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2526 [1/1] (0.00ns)   --->   "%sext_ln1171_695 = sext i8 %trunc_ln38_133"   --->   Operation 2526 'sext' 'sext_ln1171_695' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2527 [1/1] (0.00ns)   --->   "%sext_ln1171_696 = sext i8 %trunc_ln38_133"   --->   Operation 2527 'sext' 'sext_ln1171_696' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2528 [1/1] (5.28ns)   --->   "%mul_ln1171_129 = mul i13 %sext_ln1171_696, i13 8179"   --->   Operation 2528 'mul' 'mul_ln1171_129' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2529 [1/1] (0.00ns)   --->   "%trunc_ln717_797 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_129, i32 2, i32 12"   --->   Operation 2529 'partselect' 'trunc_ln717_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2530 [1/1] (0.00ns)   --->   "%shl_ln1171_355 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_133, i4 0"   --->   Operation 2530 'bitconcatenate' 'shl_ln1171_355' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2531 [1/1] (0.00ns)   --->   "%sext_ln1171_697 = sext i12 %shl_ln1171_355"   --->   Operation 2531 'sext' 'sext_ln1171_697' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2532 [1/1] (0.00ns)   --->   "%shl_ln1171_356 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_133, i2 0"   --->   Operation 2532 'bitconcatenate' 'shl_ln1171_356' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2533 [1/1] (0.00ns)   --->   "%sext_ln1171_698 = sext i10 %shl_ln1171_356"   --->   Operation 2533 'sext' 'sext_ln1171_698' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2534 [1/1] (0.00ns)   --->   "%sext_ln1171_699 = sext i10 %shl_ln1171_356"   --->   Operation 2534 'sext' 'sext_ln1171_699' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2535 [1/1] (1.54ns)   --->   "%sub_ln1171_462 = sub i13 %sext_ln1171_697, i13 %sext_ln1171_699"   --->   Operation 2535 'sub' 'sub_ln1171_462' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2536 [1/1] (0.00ns)   --->   "%trunc_ln717_798 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_462, i32 2, i32 12"   --->   Operation 2536 'partselect' 'trunc_ln717_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2537 [1/1] (1.41ns)   --->   "%add_ln1171_59 = add i11 %sext_ln1171_698, i11 %sext_ln1171_695"   --->   Operation 2537 'add' 'add_ln1171_59' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2538 [1/1] (0.00ns)   --->   "%trunc_ln717_800 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_59, i32 2, i32 10"   --->   Operation 2538 'partselect' 'trunc_ln717_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2539 [1/1] (0.00ns)   --->   "%sext_ln1171_1337 = sext i9 %trunc_ln717_800"   --->   Operation 2539 'sext' 'sext_ln1171_1337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2540 [1/1] (1.30ns)   --->   "%sub_ln1171_465 = sub i9 0, i9 %sext_ln1171_694"   --->   Operation 2540 'sub' 'sub_ln1171_465' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2541 [1/1] (0.00ns)   --->   "%trunc_ln717_802 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_465, i32 2, i32 8"   --->   Operation 2541 'partselect' 'trunc_ln717_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2542 [1/1] (0.00ns)   --->   "%mult_V_1645 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1640, i32 1647" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2542 'partselect' 'mult_V_1645' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2543 [1/1] (0.00ns)   --->   "%sext_ln1171_702 = sext i8 %mult_V_1645"   --->   Operation 2543 'sext' 'sext_ln1171_702' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2544 [1/1] (0.00ns)   --->   "%shl_ln1171_359 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1645, i4 0"   --->   Operation 2544 'bitconcatenate' 'shl_ln1171_359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2545 [1/1] (0.00ns)   --->   "%sext_ln1171_704 = sext i12 %shl_ln1171_359"   --->   Operation 2545 'sext' 'sext_ln1171_704' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2546 [1/1] (0.00ns)   --->   "%shl_ln1171_360 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1645, i2 0"   --->   Operation 2546 'bitconcatenate' 'shl_ln1171_360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2547 [1/1] (0.00ns)   --->   "%sext_ln1171_705 = sext i10 %shl_ln1171_360"   --->   Operation 2547 'sext' 'sext_ln1171_705' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2548 [1/1] (0.00ns)   --->   "%sext_ln1171_706 = sext i10 %shl_ln1171_360"   --->   Operation 2548 'sext' 'sext_ln1171_706' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2549 [1/1] (1.54ns)   --->   "%sub_ln1171_466 = sub i13 %sext_ln1171_704, i13 %sext_ln1171_706"   --->   Operation 2549 'sub' 'sub_ln1171_466' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2550 [1/1] (0.00ns)   --->   "%trunc_ln717_803 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_466, i32 2, i32 12"   --->   Operation 2550 'partselect' 'trunc_ln717_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2551 [1/1] (1.41ns)   --->   "%sub_ln1171_682 = sub i11 %sext_ln1171_702, i11 %sext_ln1171_705"   --->   Operation 2551 'sub' 'sub_ln1171_682' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2552 [1/1] (0.00ns)   --->   "%trunc_ln717_804 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_682, i32 2, i32 10"   --->   Operation 2552 'partselect' 'trunc_ln717_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2553 [1/1] (1.41ns)   --->   "%add_ln1171_60 = add i11 %sext_ln1171_705, i11 %sext_ln1171_702"   --->   Operation 2553 'add' 'add_ln1171_60' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2554 [1/1] (0.00ns)   --->   "%trunc_ln717_805 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_60, i32 2, i32 10"   --->   Operation 2554 'partselect' 'trunc_ln717_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2555 [1/1] (0.00ns)   --->   "%sext_ln1171_1341 = sext i9 %trunc_ln717_805"   --->   Operation 2555 'sext' 'sext_ln1171_1341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2556 [1/1] (0.00ns)   --->   "%shl_ln1171_362 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1645, i1 0"   --->   Operation 2556 'bitconcatenate' 'shl_ln1171_362' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2557 [1/1] (0.00ns)   --->   "%sext_ln1171_708 = sext i9 %shl_ln1171_362"   --->   Operation 2557 'sext' 'sext_ln1171_708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2558 [1/1] (1.36ns)   --->   "%sub_ln1171_467 = sub i10 0, i10 %sext_ln1171_708"   --->   Operation 2558 'sub' 'sub_ln1171_467' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2559 [1/1] (0.00ns)   --->   "%trunc_ln717_807 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_467, i32 2, i32 9"   --->   Operation 2559 'partselect' 'trunc_ln717_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2560 [1/1] (0.00ns)   --->   "%mult_V_1649 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1648, i32 1655" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2560 'partselect' 'mult_V_1649' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2561 [1/1] (0.00ns)   --->   "%sext_ln1171_709 = sext i8 %mult_V_1649"   --->   Operation 2561 'sext' 'sext_ln1171_709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2562 [1/1] (0.00ns)   --->   "%shl_ln1171_363 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1649, i1 0"   --->   Operation 2562 'bitconcatenate' 'shl_ln1171_363' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2563 [1/1] (0.00ns)   --->   "%sext_ln1171_710 = sext i9 %shl_ln1171_363"   --->   Operation 2563 'sext' 'sext_ln1171_710' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2564 [1/1] (0.00ns)   --->   "%sext_ln1171_711 = sext i9 %shl_ln1171_363"   --->   Operation 2564 'sext' 'sext_ln1171_711' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2565 [1/1] (1.36ns)   --->   "%sub_ln1171_468 = sub i10 0, i10 %sext_ln1171_711"   --->   Operation 2565 'sub' 'sub_ln1171_468' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2566 [1/1] (0.00ns)   --->   "%trunc_ln717_808 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_468, i32 2, i32 9"   --->   Operation 2566 'partselect' 'trunc_ln717_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2567 [1/1] (0.00ns)   --->   "%tmp_70 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1649, i2 0"   --->   Operation 2567 'bitconcatenate' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2568 [1/1] (0.00ns)   --->   "%sext_ln1171_1013 = sext i10 %tmp_70"   --->   Operation 2568 'sext' 'sext_ln1171_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2569 [1/1] (1.41ns)   --->   "%sub_ln1171_683 = sub i11 %sext_ln1171_709, i11 %sext_ln1171_1013"   --->   Operation 2569 'sub' 'sub_ln1171_683' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2570 [1/1] (0.00ns)   --->   "%trunc_ln717_809 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_683, i32 2, i32 10"   --->   Operation 2570 'partselect' 'trunc_ln717_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2571 [1/1] (0.00ns)   --->   "%sext_ln1171_1342 = sext i9 %trunc_ln717_809"   --->   Operation 2571 'sext' 'sext_ln1171_1342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2572 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_469 = sub i11 0, i11 %sext_ln1171_1013"   --->   Operation 2572 'sub' 'sub_ln1171_469' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2573 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_470 = sub i11 %sub_ln1171_469, i11 %sext_ln1171_709"   --->   Operation 2573 'sub' 'sub_ln1171_470' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2574 [1/1] (0.00ns)   --->   "%trunc_ln717_810 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_470, i32 2, i32 10"   --->   Operation 2574 'partselect' 'trunc_ln717_810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2575 [1/1] (0.00ns)   --->   "%shl_ln1171_364 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %mult_V_1649, i5 0"   --->   Operation 2575 'bitconcatenate' 'shl_ln1171_364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2576 [1/1] (0.00ns)   --->   "%sext_ln1171_713 = sext i13 %shl_ln1171_364"   --->   Operation 2576 'sext' 'sext_ln1171_713' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2577 [1/1] (0.00ns)   --->   "%shl_ln1171_365 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1649, i3 0"   --->   Operation 2577 'bitconcatenate' 'shl_ln1171_365' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2578 [1/1] (0.00ns)   --->   "%sext_ln1171_714 = sext i11 %shl_ln1171_365"   --->   Operation 2578 'sext' 'sext_ln1171_714' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2579 [1/1] (0.00ns)   --->   "%sext_ln1171_715 = sext i11 %shl_ln1171_365"   --->   Operation 2579 'sext' 'sext_ln1171_715' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2580 [1/1] (1.53ns)   --->   "%sub_ln1171_471 = sub i14 %sext_ln1171_713, i14 %sext_ln1171_715"   --->   Operation 2580 'sub' 'sub_ln1171_471' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2581 [1/1] (0.00ns)   --->   "%trunc_ln717_811 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_471, i32 2, i32 13"   --->   Operation 2581 'partselect' 'trunc_ln717_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2582 [1/1] (1.48ns)   --->   "%sub_ln1171_472 = sub i12 %sext_ln1171_714, i12 %sext_ln1171_710"   --->   Operation 2582 'sub' 'sub_ln1171_472' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2583 [1/1] (0.00ns)   --->   "%trunc_ln717_812 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_472, i32 2, i32 11"   --->   Operation 2583 'partselect' 'trunc_ln717_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2584 [1/1] (0.00ns)   --->   "%mult_V_1658 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1656, i32 1663" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2584 'partselect' 'mult_V_1658' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2585 [1/1] (0.00ns)   --->   "%sext_ln717_199 = sext i8 %mult_V_1658"   --->   Operation 2585 'sext' 'sext_ln717_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2586 [1/1] (0.00ns)   --->   "%trunc_ln717_815 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1657, i32 1663"   --->   Operation 2586 'partselect' 'trunc_ln717_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2587 [1/1] (0.00ns)   --->   "%trunc_ln38_134 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1664, i32 1671" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2587 'partselect' 'trunc_ln38_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2588 [1/1] (0.00ns)   --->   "%sext_ln1171_720 = sext i8 %trunc_ln38_134"   --->   Operation 2588 'sext' 'sext_ln1171_720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2589 [1/1] (1.30ns)   --->   "%sub_ln1171_475 = sub i9 0, i9 %sext_ln1171_720"   --->   Operation 2589 'sub' 'sub_ln1171_475' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2590 [1/1] (0.00ns)   --->   "%trunc_ln717_816 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_475, i32 2, i32 8"   --->   Operation 2590 'partselect' 'trunc_ln717_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2591 [1/1] (0.00ns)   --->   "%trunc_ln717_818 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1665, i32 1671"   --->   Operation 2591 'partselect' 'trunc_ln717_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2592 [1/1] (0.00ns)   --->   "%trunc_ln717_820 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1666, i32 1671"   --->   Operation 2592 'partselect' 'trunc_ln717_820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2593 [1/1] (0.00ns)   --->   "%mult_V_1672 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1672, i32 1679" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2593 'partselect' 'mult_V_1672' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2594 [1/1] (0.00ns)   --->   "%sext_ln42_14 = sext i8 %mult_V_1672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2594 'sext' 'sext_ln42_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2595 [1/1] (0.00ns)   --->   "%sext_ln42_15 = sext i8 %mult_V_1672" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2595 'sext' 'sext_ln42_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2596 [1/1] (0.00ns)   --->   "%trunc_ln717_821 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1674, i32 1679"   --->   Operation 2596 'partselect' 'trunc_ln717_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2597 [1/1] (1.30ns)   --->   "%sub_ln1171_477 = sub i9 0, i9 %sext_ln42_15"   --->   Operation 2597 'sub' 'sub_ln1171_477' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2598 [1/1] (0.00ns)   --->   "%trunc_ln717_822 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_477, i32 2, i32 8"   --->   Operation 2598 'partselect' 'trunc_ln717_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2599 [1/1] (0.00ns)   --->   "%sext_ln1171_1347 = sext i7 %trunc_ln717_822"   --->   Operation 2599 'sext' 'sext_ln1171_1347' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2600 [1/1] (0.00ns)   --->   "%shl_ln1171_369 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1672, i2 0"   --->   Operation 2600 'bitconcatenate' 'shl_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2601 [1/1] (0.00ns)   --->   "%sext_ln1171_722 = sext i10 %shl_ln1171_369"   --->   Operation 2601 'sext' 'sext_ln1171_722' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2602 [1/1] (1.41ns)   --->   "%sub_ln1171_478 = sub i11 %sext_ln1171_722, i11 %sext_ln42_14"   --->   Operation 2602 'sub' 'sub_ln1171_478' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2603 [1/1] (0.00ns)   --->   "%trunc_ln717_823 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_478, i32 2, i32 10"   --->   Operation 2603 'partselect' 'trunc_ln717_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2604 [1/1] (0.00ns)   --->   "%trunc_ln717_824 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1673, i32 1679"   --->   Operation 2604 'partselect' 'trunc_ln717_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2605 [1/1] (0.00ns)   --->   "%trunc_ln38_135 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1680, i32 1687" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2605 'partselect' 'trunc_ln38_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2606 [1/1] (0.00ns)   --->   "%sext_ln1171_723 = sext i8 %trunc_ln38_135"   --->   Operation 2606 'sext' 'sext_ln1171_723' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2607 [1/1] (0.00ns)   --->   "%sext_ln1171_724 = sext i8 %trunc_ln38_135"   --->   Operation 2607 'sext' 'sext_ln1171_724' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2608 [1/1] (0.00ns)   --->   "%sext_ln1171_725 = sext i8 %trunc_ln38_135"   --->   Operation 2608 'sext' 'sext_ln1171_725' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2609 [1/1] (1.30ns)   --->   "%sub_ln1171_479 = sub i9 0, i9 %sext_ln1171_725"   --->   Operation 2609 'sub' 'sub_ln1171_479' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2610 [1/1] (0.00ns)   --->   "%trunc_ln717_825 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_479, i32 2, i32 8"   --->   Operation 2610 'partselect' 'trunc_ln717_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2611 [1/1] (0.00ns)   --->   "%sext_ln1171_1348 = sext i7 %trunc_ln717_825"   --->   Operation 2611 'sext' 'sext_ln1171_1348' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2612 [1/1] (0.00ns)   --->   "%shl_ln1171_370 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_135, i2 0"   --->   Operation 2612 'bitconcatenate' 'shl_ln1171_370' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2613 [1/1] (0.00ns)   --->   "%sext_ln1171_726 = sext i10 %shl_ln1171_370"   --->   Operation 2613 'sext' 'sext_ln1171_726' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2614 [1/1] (1.41ns)   --->   "%add_ln1171_62 = add i11 %sext_ln1171_726, i11 %sext_ln1171_724"   --->   Operation 2614 'add' 'add_ln1171_62' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2615 [1/1] (0.00ns)   --->   "%trunc_ln717_826 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_62, i32 2, i32 10"   --->   Operation 2615 'partselect' 'trunc_ln717_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2616 [1/1] (0.00ns)   --->   "%sext_ln717_204 = sext i9 %trunc_ln717_826"   --->   Operation 2616 'sext' 'sext_ln717_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2617 [1/1] (0.00ns)   --->   "%trunc_ln717_827 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1682, i32 1687"   --->   Operation 2617 'partselect' 'trunc_ln717_827' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2618 [1/1] (0.00ns)   --->   "%tmp_72 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_135, i3 0"   --->   Operation 2618 'bitconcatenate' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2619 [1/1] (0.00ns)   --->   "%sext_ln1171_1015 = sext i11 %tmp_72"   --->   Operation 2619 'sext' 'sext_ln1171_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2620 [1/1] (1.48ns)   --->   "%sub_ln1171_685 = sub i12 %sext_ln1171_723, i12 %sext_ln1171_1015"   --->   Operation 2620 'sub' 'sub_ln1171_685' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2621 [1/1] (0.00ns)   --->   "%trunc_ln717_828 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_685, i32 2, i32 11"   --->   Operation 2621 'partselect' 'trunc_ln717_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2622 [1/1] (0.00ns)   --->   "%shl_ln1171_371 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_135, i1 0"   --->   Operation 2622 'bitconcatenate' 'shl_ln1171_371' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2623 [1/1] (0.00ns)   --->   "%sext_ln1171_728 = sext i9 %shl_ln1171_371"   --->   Operation 2623 'sext' 'sext_ln1171_728' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2624 [1/1] (1.48ns)   --->   "%sub_ln1171_480 = sub i12 %sext_ln1171_1015, i12 %sext_ln1171_728"   --->   Operation 2624 'sub' 'sub_ln1171_480' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2625 [1/1] (0.00ns)   --->   "%trunc_ln717_829 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_480, i32 2, i32 11"   --->   Operation 2625 'partselect' 'trunc_ln717_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2626 [1/1] (0.00ns)   --->   "%sext_ln38_123 = sext i10 %trunc_ln717_829" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2626 'sext' 'sext_ln38_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2627 [1/1] (0.00ns)   --->   "%trunc_ln38_136 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1688, i32 1695" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2627 'partselect' 'trunc_ln38_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2628 [1/1] (0.00ns)   --->   "%sext_ln1171_729 = sext i8 %trunc_ln38_136"   --->   Operation 2628 'sext' 'sext_ln1171_729' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2629 [1/1] (0.00ns)   --->   "%shl_ln1171_372 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_136, i2 0"   --->   Operation 2629 'bitconcatenate' 'shl_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2630 [1/1] (0.00ns)   --->   "%sext_ln1171_730 = sext i10 %shl_ln1171_372"   --->   Operation 2630 'sext' 'sext_ln1171_730' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2631 [1/1] (1.41ns)   --->   "%sub_ln1171_481 = sub i11 0, i11 %sext_ln1171_730"   --->   Operation 2631 'sub' 'sub_ln1171_481' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2632 [1/1] (0.00ns)   --->   "%trunc_ln717_830 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_481, i32 2, i32 10"   --->   Operation 2632 'partselect' 'trunc_ln717_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2633 [1/1] (1.30ns)   --->   "%sub_ln1171_482 = sub i9 0, i9 %sext_ln1171_729"   --->   Operation 2633 'sub' 'sub_ln1171_482' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2634 [1/1] (0.00ns)   --->   "%trunc_ln717_831 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_482, i32 2, i32 8"   --->   Operation 2634 'partselect' 'trunc_ln717_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2635 [1/1] (0.00ns)   --->   "%sext_ln717_205 = sext i7 %trunc_ln717_831"   --->   Operation 2635 'sext' 'sext_ln717_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2636 [1/1] (0.00ns)   --->   "%trunc_ln717_832 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1690, i32 1695"   --->   Operation 2636 'partselect' 'trunc_ln717_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2637 [1/1] (0.00ns)   --->   "%trunc_ln717_833 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1689, i32 1695"   --->   Operation 2637 'partselect' 'trunc_ln717_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2638 [1/1] (0.00ns)   --->   "%mult_V_1701 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1696, i32 1703" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2638 'partselect' 'mult_V_1701' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2639 [1/1] (0.00ns)   --->   "%sext_ln1171_731 = sext i8 %mult_V_1701"   --->   Operation 2639 'sext' 'sext_ln1171_731' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2640 [1/1] (0.00ns)   --->   "%sext_ln1171_732 = sext i8 %mult_V_1701"   --->   Operation 2640 'sext' 'sext_ln1171_732' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2641 [1/1] (0.00ns)   --->   "%sext_ln1171_733 = sext i8 %mult_V_1701"   --->   Operation 2641 'sext' 'sext_ln1171_733' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2642 [1/1] (0.00ns)   --->   "%shl_ln1171_373 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1701, i3 0"   --->   Operation 2642 'bitconcatenate' 'shl_ln1171_373' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2643 [1/1] (0.00ns)   --->   "%sext_ln1171_734 = sext i11 %shl_ln1171_373"   --->   Operation 2643 'sext' 'sext_ln1171_734' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2644 [1/1] (1.48ns)   --->   "%add_ln1171_63 = add i12 %sext_ln1171_734, i12 %sext_ln1171_732"   --->   Operation 2644 'add' 'add_ln1171_63' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2645 [1/1] (0.00ns)   --->   "%trunc_ln717_834 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_63, i32 2, i32 11"   --->   Operation 2645 'partselect' 'trunc_ln717_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2646 [1/1] (0.00ns)   --->   "%trunc_ln717_835 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1697, i32 1703"   --->   Operation 2646 'partselect' 'trunc_ln717_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2647 [1/1] (1.30ns)   --->   "%sub_ln1171_483 = sub i9 0, i9 %sext_ln1171_731"   --->   Operation 2647 'sub' 'sub_ln1171_483' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2648 [1/1] (0.00ns)   --->   "%trunc_ln717_836 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_483, i32 2, i32 8"   --->   Operation 2648 'partselect' 'trunc_ln717_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2649 [1/1] (0.00ns)   --->   "%shl_ln1171_374 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1701, i2 0"   --->   Operation 2649 'bitconcatenate' 'shl_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2650 [1/1] (0.00ns)   --->   "%sext_ln1171_735 = sext i10 %shl_ln1171_374"   --->   Operation 2650 'sext' 'sext_ln1171_735' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2651 [1/1] (1.41ns)   --->   "%add_ln1171_64 = add i11 %sext_ln1171_735, i11 %sext_ln1171_733"   --->   Operation 2651 'add' 'add_ln1171_64' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2652 [1/1] (0.00ns)   --->   "%trunc_ln717_837 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_64, i32 2, i32 10"   --->   Operation 2652 'partselect' 'trunc_ln717_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2653 [1/1] (0.00ns)   --->   "%sext_ln38_124 = sext i9 %trunc_ln717_837" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2653 'sext' 'sext_ln38_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2654 [1/1] (0.00ns)   --->   "%mult_V_1707 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1704, i32 1711" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2654 'partselect' 'mult_V_1707' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2655 [1/1] (0.00ns)   --->   "%shl_ln1171_375 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1707, i2 0"   --->   Operation 2655 'bitconcatenate' 'shl_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2656 [1/1] (0.00ns)   --->   "%sext_ln1171_736 = sext i10 %shl_ln1171_375"   --->   Operation 2656 'sext' 'sext_ln1171_736' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2657 [1/1] (1.41ns)   --->   "%sub_ln1171_484 = sub i11 0, i11 %sext_ln1171_736"   --->   Operation 2657 'sub' 'sub_ln1171_484' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2658 [1/1] (0.00ns)   --->   "%trunc_ln717_838 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_484, i32 2, i32 10"   --->   Operation 2658 'partselect' 'trunc_ln717_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2659 [1/1] (0.00ns)   --->   "%trunc_ln38_137 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1712, i32 1719" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2659 'partselect' 'trunc_ln38_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2660 [1/1] (0.00ns)   --->   "%sext_ln1171_737 = sext i8 %trunc_ln38_137"   --->   Operation 2660 'sext' 'sext_ln1171_737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2661 [1/1] (0.00ns)   --->   "%shl_ln1171_376 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_137, i1 0"   --->   Operation 2661 'bitconcatenate' 'shl_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2662 [1/1] (0.00ns)   --->   "%sext_ln1171_738 = sext i9 %shl_ln1171_376"   --->   Operation 2662 'sext' 'sext_ln1171_738' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2663 [1/1] (0.00ns)   --->   "%sext_ln1171_739 = sext i9 %shl_ln1171_376"   --->   Operation 2663 'sext' 'sext_ln1171_739' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2664 [1/1] (1.36ns)   --->   "%sub_ln1171_485 = sub i10 0, i10 %sext_ln1171_739"   --->   Operation 2664 'sub' 'sub_ln1171_485' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2665 [1/1] (0.00ns)   --->   "%trunc_ln717_839 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_485, i32 2, i32 9"   --->   Operation 2665 'partselect' 'trunc_ln717_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2666 [1/1] (0.00ns)   --->   "%tmp_73 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_137, i2 0"   --->   Operation 2666 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2667 [1/1] (0.00ns)   --->   "%sext_ln1171_1016 = sext i10 %tmp_73"   --->   Operation 2667 'sext' 'sext_ln1171_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2668 [1/1] (1.41ns)   --->   "%sub_ln1171_686 = sub i11 %sext_ln1171_737, i11 %sext_ln1171_1016"   --->   Operation 2668 'sub' 'sub_ln1171_686' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2669 [1/1] (0.00ns)   --->   "%trunc_ln717_840 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_686, i32 2, i32 10"   --->   Operation 2669 'partselect' 'trunc_ln717_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2670 [1/1] (0.00ns)   --->   "%shl_ln1171_377 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_137, i3 0"   --->   Operation 2670 'bitconcatenate' 'shl_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2671 [1/1] (0.00ns)   --->   "%sext_ln1171_740 = sext i11 %shl_ln1171_377"   --->   Operation 2671 'sext' 'sext_ln1171_740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2672 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_486 = sub i12 0, i12 %sext_ln1171_740"   --->   Operation 2672 'sub' 'sub_ln1171_486' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2673 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_487 = sub i12 %sub_ln1171_486, i12 %sext_ln1171_738"   --->   Operation 2673 'sub' 'sub_ln1171_487' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2674 [1/1] (0.00ns)   --->   "%trunc_ln717_841 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_487, i32 2, i32 11"   --->   Operation 2674 'partselect' 'trunc_ln717_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2675 [1/1] (0.00ns)   --->   "%mult_V_1721 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1720, i32 1727" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2675 'partselect' 'mult_V_1721' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2676 [1/1] (0.00ns)   --->   "%sext_ln1171_741 = sext i8 %mult_V_1721"   --->   Operation 2676 'sext' 'sext_ln1171_741' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2677 [1/1] (0.00ns)   --->   "%shl_ln1171_378 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1721, i2 0"   --->   Operation 2677 'bitconcatenate' 'shl_ln1171_378' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2678 [1/1] (0.00ns)   --->   "%sext_ln1171_742 = sext i10 %shl_ln1171_378"   --->   Operation 2678 'sext' 'sext_ln1171_742' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2679 [1/1] (1.41ns)   --->   "%sub_ln1171_488 = sub i11 %sext_ln1171_742, i11 %sext_ln1171_741"   --->   Operation 2679 'sub' 'sub_ln1171_488' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2680 [1/1] (0.00ns)   --->   "%trunc_ln717_842 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_488, i32 2, i32 10"   --->   Operation 2680 'partselect' 'trunc_ln717_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2681 [1/1] (0.00ns)   --->   "%trunc_ln717_843 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1722, i32 1727"   --->   Operation 2681 'partselect' 'trunc_ln717_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2682 [1/1] (0.00ns)   --->   "%trunc_ln38_138 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1728, i32 1735" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2682 'partselect' 'trunc_ln38_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2683 [1/1] (0.00ns)   --->   "%sext_ln1171_743 = sext i8 %trunc_ln38_138"   --->   Operation 2683 'sext' 'sext_ln1171_743' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2684 [1/1] (0.00ns)   --->   "%sext_ln1171_744 = sext i8 %trunc_ln38_138"   --->   Operation 2684 'sext' 'sext_ln1171_744' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2685 [1/1] (5.28ns)   --->   "%mul_ln1171_130 = mul i14 %sext_ln1171_744, i14 16361"   --->   Operation 2685 'mul' 'mul_ln1171_130' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2686 [1/1] (0.00ns)   --->   "%trunc_ln717_844 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_130, i32 2, i32 13"   --->   Operation 2686 'partselect' 'trunc_ln717_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2687 [1/1] (5.28ns)   --->   "%mul_ln1171_131 = mul i14 %sext_ln1171_744, i14 22"   --->   Operation 2687 'mul' 'mul_ln1171_131' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2688 [1/1] (0.00ns)   --->   "%trunc_ln717_845 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_131, i32 2, i32 13"   --->   Operation 2688 'partselect' 'trunc_ln717_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2689 [1/1] (0.00ns)   --->   "%shl_ln1171_379 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_138, i5 0"   --->   Operation 2689 'bitconcatenate' 'shl_ln1171_379' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2690 [1/1] (0.00ns)   --->   "%sext_ln1171_745 = sext i13 %shl_ln1171_379"   --->   Operation 2690 'sext' 'sext_ln1171_745' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2691 [1/1] (0.00ns)   --->   "%shl_ln1171_380 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_138, i1 0"   --->   Operation 2691 'bitconcatenate' 'shl_ln1171_380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2692 [1/1] (0.00ns)   --->   "%sext_ln1171_746 = sext i9 %shl_ln1171_380"   --->   Operation 2692 'sext' 'sext_ln1171_746' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2693 [1/1] (1.53ns)   --->   "%sub_ln1171_489 = sub i14 %sext_ln1171_746, i14 %sext_ln1171_745"   --->   Operation 2693 'sub' 'sub_ln1171_489' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2694 [1/1] (0.00ns)   --->   "%trunc_ln717_846 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_489, i32 2, i32 13"   --->   Operation 2694 'partselect' 'trunc_ln717_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2695 [1/1] (0.00ns)   --->   "%trunc_ln717_847 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1729, i32 1735"   --->   Operation 2695 'partselect' 'trunc_ln717_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2696 [1/1] (1.53ns)   --->   "%sub_ln1171_687 = sub i14 %sext_ln1171_744, i14 %sext_ln1171_745"   --->   Operation 2696 'sub' 'sub_ln1171_687' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2697 [1/1] (0.00ns)   --->   "%trunc_ln717_848 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_687, i32 2, i32 13"   --->   Operation 2697 'partselect' 'trunc_ln717_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2698 [1/1] (1.30ns)   --->   "%sub_ln1171_490 = sub i9 0, i9 %sext_ln1171_743"   --->   Operation 2698 'sub' 'sub_ln1171_490' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2699 [1/1] (0.00ns)   --->   "%trunc_ln717_849 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_490, i32 2, i32 8"   --->   Operation 2699 'partselect' 'trunc_ln717_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2700 [1/1] (0.00ns)   --->   "%sext_ln38_127 = sext i7 %trunc_ln717_849" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2700 'sext' 'sext_ln38_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2701 [1/1] (0.00ns)   --->   "%mult_V_1737 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1736, i32 1743" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2701 'partselect' 'mult_V_1737' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2702 [1/1] (0.00ns)   --->   "%sext_ln1171_747 = sext i8 %mult_V_1737"   --->   Operation 2702 'sext' 'sext_ln1171_747' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2703 [1/1] (0.00ns)   --->   "%sext_ln1171_748 = sext i8 %mult_V_1737"   --->   Operation 2703 'sext' 'sext_ln1171_748' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2704 [1/1] (0.00ns)   --->   "%shl_ln1171_381 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1737, i2 0"   --->   Operation 2704 'bitconcatenate' 'shl_ln1171_381' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2705 [1/1] (0.00ns)   --->   "%sext_ln1171_749 = sext i10 %shl_ln1171_381"   --->   Operation 2705 'sext' 'sext_ln1171_749' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2706 [1/1] (1.41ns)   --->   "%sub_ln1171_491 = sub i11 %sext_ln1171_749, i11 %sext_ln1171_748"   --->   Operation 2706 'sub' 'sub_ln1171_491' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2707 [1/1] (0.00ns)   --->   "%trunc_ln717_850 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_491, i32 2, i32 10"   --->   Operation 2707 'partselect' 'trunc_ln717_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2708 [1/1] (1.41ns)   --->   "%sub_ln1171_688 = sub i11 %sext_ln1171_748, i11 %sext_ln1171_749"   --->   Operation 2708 'sub' 'sub_ln1171_688' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2709 [1/1] (0.00ns)   --->   "%trunc_ln717_851 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_688, i32 2, i32 10"   --->   Operation 2709 'partselect' 'trunc_ln717_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2710 [1/1] (1.30ns)   --->   "%sub_ln1171_492 = sub i9 0, i9 %sext_ln1171_747"   --->   Operation 2710 'sub' 'sub_ln1171_492' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2711 [1/1] (0.00ns)   --->   "%trunc_ln717_852 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_492, i32 2, i32 8"   --->   Operation 2711 'partselect' 'trunc_ln717_852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2712 [1/1] (0.00ns)   --->   "%sext_ln717_209 = sext i7 %trunc_ln717_852"   --->   Operation 2712 'sext' 'sext_ln717_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2713 [1/1] (0.00ns)   --->   "%trunc_ln717_853 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1737, i32 1743"   --->   Operation 2713 'partselect' 'trunc_ln717_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2714 [1/1] (0.00ns)   --->   "%trunc_ln38_139 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1744, i32 1751" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2714 'partselect' 'trunc_ln38_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2715 [1/1] (0.00ns)   --->   "%r_V_218 = sext i8 %trunc_ln38_139" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2715 'sext' 'r_V_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2716 [1/1] (0.00ns)   --->   "%sext_ln1171_750 = sext i8 %trunc_ln38_139"   --->   Operation 2716 'sext' 'sext_ln1171_750' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2717 [1/1] (0.00ns)   --->   "%sext_ln1171_751 = sext i8 %trunc_ln38_139"   --->   Operation 2717 'sext' 'sext_ln1171_751' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2718 [1/1] (0.00ns)   --->   "%sext_ln1171_752 = sext i8 %trunc_ln38_139"   --->   Operation 2718 'sext' 'sext_ln1171_752' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2719 [1/1] (5.28ns)   --->   "%mul_ln1171_132 = mul i14 %sext_ln1171_752, i14 16365"   --->   Operation 2719 'mul' 'mul_ln1171_132' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2720 [1/1] (0.00ns)   --->   "%trunc_ln717_854 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_132, i32 2, i32 13"   --->   Operation 2720 'partselect' 'trunc_ln717_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2721 [1/1] (5.28ns)   --->   "%mul_ln1171_133 = mul i16 %r_V_218, i16 65460"   --->   Operation 2721 'mul' 'mul_ln1171_133' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2722 [1/1] (0.00ns)   --->   "%trunc_ln717_855 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %mul_ln1171_133, i32 2, i32 15"   --->   Operation 2722 'partselect' 'trunc_ln717_855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2723 [1/1] (0.00ns)   --->   "%shl_ln1171_382 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_139, i5 0"   --->   Operation 2723 'bitconcatenate' 'shl_ln1171_382' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2724 [1/1] (0.00ns)   --->   "%sext_ln1171_753 = sext i13 %shl_ln1171_382"   --->   Operation 2724 'sext' 'sext_ln1171_753' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2725 [1/1] (1.53ns)   --->   "%sub_ln1171_493 = sub i14 0, i14 %sext_ln1171_753"   --->   Operation 2725 'sub' 'sub_ln1171_493' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2726 [1/1] (0.00ns)   --->   "%trunc_ln717_856 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_493, i32 2, i32 13"   --->   Operation 2726 'partselect' 'trunc_ln717_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2727 [1/1] (1.30ns)   --->   "%sub_ln1171_494 = sub i9 0, i9 %sext_ln1171_751"   --->   Operation 2727 'sub' 'sub_ln1171_494' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2728 [1/1] (0.00ns)   --->   "%trunc_ln717_857 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_494, i32 2, i32 8"   --->   Operation 2728 'partselect' 'trunc_ln717_857' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2729 [1/1] (0.00ns)   --->   "%sext_ln1171_1359 = sext i7 %trunc_ln717_857"   --->   Operation 2729 'sext' 'sext_ln1171_1359' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2730 [1/1] (0.00ns)   --->   "%shl_ln1171_383 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_139, i3 0"   --->   Operation 2730 'bitconcatenate' 'shl_ln1171_383' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2731 [1/1] (0.00ns)   --->   "%sext_ln1171_754 = sext i11 %shl_ln1171_383"   --->   Operation 2731 'sext' 'sext_ln1171_754' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2732 [1/1] (0.00ns)   --->   "%shl_ln1171_384 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_139, i1 0"   --->   Operation 2732 'bitconcatenate' 'shl_ln1171_384' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2733 [1/1] (0.00ns)   --->   "%sext_ln1171_755 = sext i9 %shl_ln1171_384"   --->   Operation 2733 'sext' 'sext_ln1171_755' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2734 [1/1] (1.48ns)   --->   "%add_ln1171_65 = add i12 %sext_ln1171_754, i12 %sext_ln1171_755"   --->   Operation 2734 'add' 'add_ln1171_65' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2735 [1/1] (0.00ns)   --->   "%trunc_ln717_858 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_65, i32 2, i32 11"   --->   Operation 2735 'partselect' 'trunc_ln717_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2736 [1/1] (0.00ns)   --->   "%sext_ln1171_1360 = sext i10 %trunc_ln717_858"   --->   Operation 2736 'sext' 'sext_ln1171_1360' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2737 [1/1] (0.00ns)   --->   "%shl_ln1171_385 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_139, i2 0"   --->   Operation 2737 'bitconcatenate' 'shl_ln1171_385' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2738 [1/1] (0.00ns)   --->   "%sext_ln1171_756 = sext i10 %shl_ln1171_385"   --->   Operation 2738 'sext' 'sext_ln1171_756' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2739 [1/1] (1.41ns)   --->   "%sub_ln1171_495 = sub i11 %sext_ln1171_756, i11 %sext_ln1171_750"   --->   Operation 2739 'sub' 'sub_ln1171_495' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2740 [1/1] (0.00ns)   --->   "%trunc_ln717_859 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_495, i32 2, i32 10"   --->   Operation 2740 'partselect' 'trunc_ln717_859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2741 [1/1] (0.00ns)   --->   "%sext_ln38_128 = sext i9 %trunc_ln717_859" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2741 'sext' 'sext_ln38_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2742 [1/1] (0.00ns)   --->   "%trunc_ln38_140 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1752, i32 1759" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2742 'partselect' 'trunc_ln38_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2743 [1/1] (0.00ns)   --->   "%sext_ln1171_757 = sext i8 %trunc_ln38_140"   --->   Operation 2743 'sext' 'sext_ln1171_757' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2744 [1/1] (0.00ns)   --->   "%sext_ln1171_758 = sext i8 %trunc_ln38_140"   --->   Operation 2744 'sext' 'sext_ln1171_758' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2745 [1/1] (0.00ns)   --->   "%shl_ln1171_386 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_140, i2 0"   --->   Operation 2745 'bitconcatenate' 'shl_ln1171_386' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2746 [1/1] (0.00ns)   --->   "%sext_ln1171_759 = sext i10 %shl_ln1171_386"   --->   Operation 2746 'sext' 'sext_ln1171_759' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2747 [1/1] (1.41ns)   --->   "%add_ln1171_66 = add i11 %sext_ln1171_759, i11 %sext_ln1171_758"   --->   Operation 2747 'add' 'add_ln1171_66' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2748 [1/1] (0.00ns)   --->   "%trunc_ln717_860 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_66, i32 2, i32 10"   --->   Operation 2748 'partselect' 'trunc_ln717_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2749 [1/1] (1.41ns)   --->   "%sub_ln1171_496 = sub i11 0, i11 %sext_ln1171_759"   --->   Operation 2749 'sub' 'sub_ln1171_496' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2750 [1/1] (0.00ns)   --->   "%trunc_ln717_861 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_496, i32 2, i32 10"   --->   Operation 2750 'partselect' 'trunc_ln717_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2751 [1/1] (0.00ns)   --->   "%sext_ln1171_1361 = sext i9 %trunc_ln717_861"   --->   Operation 2751 'sext' 'sext_ln1171_1361' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2752 [1/1] (1.30ns)   --->   "%sub_ln1171_497 = sub i9 0, i9 %sext_ln1171_757"   --->   Operation 2752 'sub' 'sub_ln1171_497' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2753 [1/1] (0.00ns)   --->   "%trunc_ln717_862 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_497, i32 2, i32 8"   --->   Operation 2753 'partselect' 'trunc_ln717_862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2754 [1/1] (1.41ns)   --->   "%sub_ln1171_498 = sub i11 %sext_ln1171_759, i11 %sext_ln1171_758"   --->   Operation 2754 'sub' 'sub_ln1171_498' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2755 [1/1] (0.00ns)   --->   "%trunc_ln717_863 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_498, i32 2, i32 10"   --->   Operation 2755 'partselect' 'trunc_ln717_863' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2756 [1/1] (0.00ns)   --->   "%trunc_ln38_141 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1760, i32 1767" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2756 'partselect' 'trunc_ln38_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2757 [1/1] (0.00ns)   --->   "%sext_ln1171_760 = sext i8 %trunc_ln38_141"   --->   Operation 2757 'sext' 'sext_ln1171_760' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2758 [1/1] (0.00ns)   --->   "%shl_ln1171_387 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_141, i3 0"   --->   Operation 2758 'bitconcatenate' 'shl_ln1171_387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2759 [1/1] (0.00ns)   --->   "%sext_ln1171_761 = sext i11 %shl_ln1171_387"   --->   Operation 2759 'sext' 'sext_ln1171_761' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2760 [1/1] (0.00ns)   --->   "%shl_ln1171_388 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_141, i1 0"   --->   Operation 2760 'bitconcatenate' 'shl_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2761 [1/1] (0.00ns)   --->   "%sext_ln1171_762 = sext i9 %shl_ln1171_388"   --->   Operation 2761 'sext' 'sext_ln1171_762' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2762 [1/1] (0.00ns)   --->   "%sext_ln1171_763 = sext i9 %shl_ln1171_388"   --->   Operation 2762 'sext' 'sext_ln1171_763' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2763 [1/1] (1.48ns)   --->   "%add_ln1171_67 = add i12 %sext_ln1171_761, i12 %sext_ln1171_763"   --->   Operation 2763 'add' 'add_ln1171_67' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2764 [1/1] (0.00ns)   --->   "%trunc_ln717_864 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_67, i32 2, i32 11"   --->   Operation 2764 'partselect' 'trunc_ln717_864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2765 [1/1] (1.36ns)   --->   "%sub_ln1171_499 = sub i10 0, i10 %sext_ln1171_762"   --->   Operation 2765 'sub' 'sub_ln1171_499' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2766 [1/1] (0.00ns)   --->   "%trunc_ln717_865 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_499, i32 2, i32 9"   --->   Operation 2766 'partselect' 'trunc_ln717_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2767 [1/1] (0.00ns)   --->   "%sext_ln1171_1364 = sext i8 %trunc_ln717_865"   --->   Operation 2767 'sext' 'sext_ln1171_1364' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2768 [1/1] (1.48ns)   --->   "%sub_ln1171_500 = sub i12 %sext_ln1171_761, i12 %sext_ln1171_763"   --->   Operation 2768 'sub' 'sub_ln1171_500' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2769 [1/1] (0.00ns)   --->   "%trunc_ln717_866 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_500, i32 2, i32 11"   --->   Operation 2769 'partselect' 'trunc_ln717_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2770 [1/1] (5.28ns)   --->   "%mul_ln1171_134 = mul i13 %sext_ln1171_760, i13 11"   --->   Operation 2770 'mul' 'mul_ln1171_134' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2771 [1/1] (0.00ns)   --->   "%trunc_ln717_867 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_134, i32 2, i32 12"   --->   Operation 2771 'partselect' 'trunc_ln717_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2772 [1/1] (0.00ns)   --->   "%trunc_ln38_142 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1768, i32 1775" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2772 'partselect' 'trunc_ln38_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2773 [1/1] (0.00ns)   --->   "%sext_ln1171_764 = sext i8 %trunc_ln38_142"   --->   Operation 2773 'sext' 'sext_ln1171_764' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2774 [1/1] (0.00ns)   --->   "%sext_ln1171_765 = sext i8 %trunc_ln38_142"   --->   Operation 2774 'sext' 'sext_ln1171_765' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2775 [1/1] (0.00ns)   --->   "%shl_ln1171_389 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_142, i4 0"   --->   Operation 2775 'bitconcatenate' 'shl_ln1171_389' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2776 [1/1] (0.00ns)   --->   "%sext_ln1171_767 = sext i12 %shl_ln1171_389"   --->   Operation 2776 'sext' 'sext_ln1171_767' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2777 [1/1] (0.00ns)   --->   "%shl_ln1171_390 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_142, i2 0"   --->   Operation 2777 'bitconcatenate' 'shl_ln1171_390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2778 [1/1] (0.00ns)   --->   "%sext_ln1171_768 = sext i10 %shl_ln1171_390"   --->   Operation 2778 'sext' 'sext_ln1171_768' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2779 [1/1] (1.54ns)   --->   "%sub_ln1171_501 = sub i13 %sext_ln1171_767, i13 %sext_ln1171_768"   --->   Operation 2779 'sub' 'sub_ln1171_501' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2780 [1/1] (0.00ns)   --->   "%trunc_ln717_868 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_501, i32 2, i32 12"   --->   Operation 2780 'partselect' 'trunc_ln717_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2781 [1/1] (1.30ns)   --->   "%sub_ln1171_502 = sub i9 0, i9 %sext_ln1171_765"   --->   Operation 2781 'sub' 'sub_ln1171_502' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2782 [1/1] (0.00ns)   --->   "%trunc_ln717_870 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_502, i32 2, i32 8"   --->   Operation 2782 'partselect' 'trunc_ln717_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2783 [1/1] (5.28ns)   --->   "%mul_ln1171_135 = mul i14 %sext_ln1171_764, i14 22"   --->   Operation 2783 'mul' 'mul_ln1171_135' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2784 [1/1] (0.00ns)   --->   "%trunc_ln717_872 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_135, i32 2, i32 13"   --->   Operation 2784 'partselect' 'trunc_ln717_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2785 [1/1] (0.00ns)   --->   "%shl_ln1171_392 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_142, i1 0"   --->   Operation 2785 'bitconcatenate' 'shl_ln1171_392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2786 [1/1] (0.00ns)   --->   "%sext_ln1171_770 = sext i9 %shl_ln1171_392"   --->   Operation 2786 'sext' 'sext_ln1171_770' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2787 [1/1] (1.36ns)   --->   "%sub_ln1171_503 = sub i10 0, i10 %sext_ln1171_770"   --->   Operation 2787 'sub' 'sub_ln1171_503' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2788 [1/1] (0.00ns)   --->   "%trunc_ln717_873 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_503, i32 2, i32 9"   --->   Operation 2788 'partselect' 'trunc_ln717_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2789 [1/1] (0.00ns)   --->   "%sext_ln38_131 = sext i8 %trunc_ln717_873" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2789 'sext' 'sext_ln38_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2790 [1/1] (0.00ns)   --->   "%mult_V_1779 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1776, i32 1783" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2790 'partselect' 'mult_V_1779' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2791 [1/1] (0.00ns)   --->   "%sext_ln1171_771 = sext i8 %mult_V_1779"   --->   Operation 2791 'sext' 'sext_ln1171_771' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2792 [1/1] (0.00ns)   --->   "%shl_ln1171_393 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1779, i2 0"   --->   Operation 2792 'bitconcatenate' 'shl_ln1171_393' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2793 [1/1] (0.00ns)   --->   "%sext_ln1171_772 = sext i10 %shl_ln1171_393"   --->   Operation 2793 'sext' 'sext_ln1171_772' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2794 [1/1] (0.00ns)   --->   "%sext_ln1171_773 = sext i10 %shl_ln1171_393"   --->   Operation 2794 'sext' 'sext_ln1171_773' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2795 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_504 = sub i11 0, i11 %sext_ln1171_773"   --->   Operation 2795 'sub' 'sub_ln1171_504' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2796 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_505 = sub i11 %sub_ln1171_504, i11 %sext_ln1171_771"   --->   Operation 2796 'sub' 'sub_ln1171_505' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2797 [1/1] (0.00ns)   --->   "%trunc_ln717_874 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_505, i32 2, i32 10"   --->   Operation 2797 'partselect' 'trunc_ln717_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2798 [1/1] (0.00ns)   --->   "%trunc_ln717_875 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1778, i32 1783"   --->   Operation 2798 'partselect' 'trunc_ln717_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2799 [1/1] (0.00ns)   --->   "%shl_ln1171_394 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1779, i4 0"   --->   Operation 2799 'bitconcatenate' 'shl_ln1171_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2800 [1/1] (0.00ns)   --->   "%sext_ln1171_774 = sext i12 %shl_ln1171_394"   --->   Operation 2800 'sext' 'sext_ln1171_774' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2801 [1/1] (1.54ns)   --->   "%sub_ln1171_506 = sub i13 %sext_ln1171_772, i13 %sext_ln1171_774"   --->   Operation 2801 'sub' 'sub_ln1171_506' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2802 [1/1] (0.00ns)   --->   "%trunc_ln717_876 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_506, i32 2, i32 12"   --->   Operation 2802 'partselect' 'trunc_ln717_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2803 [1/1] (0.00ns)   --->   "%trunc_ln717_877 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1777, i32 1783"   --->   Operation 2803 'partselect' 'trunc_ln717_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2804 [1/1] (0.00ns)   --->   "%trunc_ln38_143 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1784, i32 1791" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2804 'partselect' 'trunc_ln38_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2805 [1/1] (0.00ns)   --->   "%sext_ln1171_775 = sext i8 %trunc_ln38_143"   --->   Operation 2805 'sext' 'sext_ln1171_775' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2806 [1/1] (0.00ns)   --->   "%sext_ln1171_776 = sext i8 %trunc_ln38_143"   --->   Operation 2806 'sext' 'sext_ln1171_776' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2807 [1/1] (0.00ns)   --->   "%shl_ln1171_395 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_143, i3 0"   --->   Operation 2807 'bitconcatenate' 'shl_ln1171_395' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2808 [1/1] (0.00ns)   --->   "%sext_ln1171_777 = sext i11 %shl_ln1171_395"   --->   Operation 2808 'sext' 'sext_ln1171_777' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2809 [1/1] (1.48ns)   --->   "%sub_ln1171_507 = sub i12 %sext_ln1171_777, i12 %sext_ln1171_775"   --->   Operation 2809 'sub' 'sub_ln1171_507' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2810 [1/1] (0.00ns)   --->   "%trunc_ln717_878 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_507, i32 2, i32 11"   --->   Operation 2810 'partselect' 'trunc_ln717_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2811 [1/1] (0.00ns)   --->   "%shl_ln1171_396 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_143, i1 0"   --->   Operation 2811 'bitconcatenate' 'shl_ln1171_396' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2812 [1/1] (0.00ns)   --->   "%sext_ln1171_778 = sext i9 %shl_ln1171_396"   --->   Operation 2812 'sext' 'sext_ln1171_778' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2813 [1/1] (1.36ns)   --->   "%sub_ln1171_508 = sub i10 0, i10 %sext_ln1171_778"   --->   Operation 2813 'sub' 'sub_ln1171_508' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2814 [1/1] (0.00ns)   --->   "%trunc_ln717_879 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_508, i32 2, i32 9"   --->   Operation 2814 'partselect' 'trunc_ln717_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2815 [1/1] (0.00ns)   --->   "%tmp_74 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_143, i2 0"   --->   Operation 2815 'bitconcatenate' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2816 [1/1] (0.00ns)   --->   "%sext_ln1171_1020 = sext i10 %tmp_74"   --->   Operation 2816 'sext' 'sext_ln1171_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2817 [1/1] (1.41ns)   --->   "%sub_ln1171_690 = sub i11 %sext_ln1171_776, i11 %sext_ln1171_1020"   --->   Operation 2817 'sub' 'sub_ln1171_690' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2818 [1/1] (0.00ns)   --->   "%trunc_ln717_880 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_690, i32 2, i32 10"   --->   Operation 2818 'partselect' 'trunc_ln717_880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2819 [1/1] (0.00ns)   --->   "%trunc_ln717_881 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1785, i32 1791"   --->   Operation 2819 'partselect' 'trunc_ln717_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2820 [1/1] (0.00ns)   --->   "%trunc_ln38_144 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1792, i32 1799" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2820 'partselect' 'trunc_ln38_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2821 [1/1] (0.00ns)   --->   "%sext_ln1171_781 = sext i8 %trunc_ln38_144"   --->   Operation 2821 'sext' 'sext_ln1171_781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2822 [1/1] (5.28ns)   --->   "%mul_ln1171_136 = mul i13 %sext_ln1171_781, i13 8179"   --->   Operation 2822 'mul' 'mul_ln1171_136' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2823 [1/1] (0.00ns)   --->   "%trunc_ln717_882 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_136, i32 2, i32 12"   --->   Operation 2823 'partselect' 'trunc_ln717_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2824 [1/1] (5.28ns)   --->   "%mul_ln1171_137 = mul i13 %sext_ln1171_781, i13 8181"   --->   Operation 2824 'mul' 'mul_ln1171_137' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2825 [1/1] (0.00ns)   --->   "%trunc_ln717_883 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_137, i32 2, i32 12"   --->   Operation 2825 'partselect' 'trunc_ln717_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2826 [1/1] (0.00ns)   --->   "%trunc_ln38_145 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1800, i32 1807" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2826 'partselect' 'trunc_ln38_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2827 [1/1] (0.00ns)   --->   "%sext_ln717_217 = sext i8 %trunc_ln38_145"   --->   Operation 2827 'sext' 'sext_ln717_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2828 [1/1] (0.00ns)   --->   "%trunc_ln717_886 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1802, i32 1807"   --->   Operation 2828 'partselect' 'trunc_ln717_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2829 [1/1] (0.00ns)   --->   "%shl_ln1171_397 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_145, i3 0"   --->   Operation 2829 'bitconcatenate' 'shl_ln1171_397' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2830 [1/1] (0.00ns)   --->   "%sext_ln1171_782 = sext i11 %shl_ln1171_397"   --->   Operation 2830 'sext' 'sext_ln1171_782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2831 [1/1] (1.48ns)   --->   "%add_ln1171_69 = add i12 %sext_ln1171_782, i12 %sext_ln717_217"   --->   Operation 2831 'add' 'add_ln1171_69' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2832 [1/1] (0.00ns)   --->   "%trunc_ln717_887 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_69, i32 2, i32 11"   --->   Operation 2832 'partselect' 'trunc_ln717_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2833 [1/1] (0.00ns)   --->   "%trunc_ln717_888 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1801, i32 1807"   --->   Operation 2833 'partselect' 'trunc_ln717_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2834 [1/1] (0.00ns)   --->   "%trunc_ln38_146 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1808, i32 1815" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2834 'partselect' 'trunc_ln38_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2835 [1/1] (0.00ns)   --->   "%sext_ln1171_783 = sext i8 %trunc_ln38_146"   --->   Operation 2835 'sext' 'sext_ln1171_783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2836 [1/1] (0.00ns)   --->   "%sext_ln1171_784 = sext i8 %trunc_ln38_146"   --->   Operation 2836 'sext' 'sext_ln1171_784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2837 [1/1] (0.00ns)   --->   "%shl_ln1171_398 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_146, i5 0"   --->   Operation 2837 'bitconcatenate' 'shl_ln1171_398' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2838 [1/1] (0.00ns)   --->   "%sext_ln1171_785 = sext i13 %shl_ln1171_398"   --->   Operation 2838 'sext' 'sext_ln1171_785' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2839 [1/1] (0.00ns)   --->   "%shl_ln1171_399 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_146, i2 0"   --->   Operation 2839 'bitconcatenate' 'shl_ln1171_399' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2840 [1/1] (0.00ns)   --->   "%sext_ln1171_786 = sext i10 %shl_ln1171_399"   --->   Operation 2840 'sext' 'sext_ln1171_786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2841 [1/1] (0.00ns)   --->   "%sext_ln1171_787 = sext i10 %shl_ln1171_399"   --->   Operation 2841 'sext' 'sext_ln1171_787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2842 [1/1] (1.53ns)   --->   "%sub_ln1171_510 = sub i14 %sext_ln1171_787, i14 %sext_ln1171_785"   --->   Operation 2842 'sub' 'sub_ln1171_510' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2843 [1/1] (0.00ns)   --->   "%trunc_ln717_889 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_510, i32 2, i32 13"   --->   Operation 2843 'partselect' 'trunc_ln717_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2844 [1/1] (1.53ns)   --->   "%sub_ln1171_511 = sub i14 %sext_ln1171_785, i14 %sext_ln1171_787"   --->   Operation 2844 'sub' 'sub_ln1171_511' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2845 [1/1] (0.00ns)   --->   "%trunc_ln717_890 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_511, i32 2, i32 13"   --->   Operation 2845 'partselect' 'trunc_ln717_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2846 [1/1] (0.00ns)   --->   "%tmp_76 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_146, i4 0"   --->   Operation 2846 'bitconcatenate' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2847 [1/1] (0.00ns)   --->   "%sext_ln1171_1022 = sext i12 %tmp_76"   --->   Operation 2847 'sext' 'sext_ln1171_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2848 [1/1] (1.54ns)   --->   "%sub_ln1171_692 = sub i13 %sext_ln1171_784, i13 %sext_ln1171_1022"   --->   Operation 2848 'sub' 'sub_ln1171_692' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2849 [1/1] (0.00ns)   --->   "%trunc_ln717_891 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_692, i32 2, i32 12"   --->   Operation 2849 'partselect' 'trunc_ln717_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2850 [1/1] (0.00ns)   --->   "%trunc_ln717_892 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1809, i32 1815"   --->   Operation 2850 'partselect' 'trunc_ln717_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2851 [1/1] (1.54ns)   --->   "%sub_ln1171_512 = sub i13 0, i13 %sext_ln1171_1022"   --->   Operation 2851 'sub' 'sub_ln1171_512' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2852 [1/1] (0.00ns)   --->   "%trunc_ln717_893 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_512, i32 2, i32 12"   --->   Operation 2852 'partselect' 'trunc_ln717_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2853 [1/1] (1.41ns)   --->   "%sub_ln1171_513 = sub i11 %sext_ln1171_786, i11 %sext_ln1171_783"   --->   Operation 2853 'sub' 'sub_ln1171_513' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2854 [1/1] (0.00ns)   --->   "%trunc_ln717_894 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_513, i32 2, i32 10"   --->   Operation 2854 'partselect' 'trunc_ln717_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2855 [1/1] (0.00ns)   --->   "%trunc_ln38_147 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1816, i32 1823" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2855 'partselect' 'trunc_ln38_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2856 [1/1] (0.00ns)   --->   "%sext_ln717_220 = sext i8 %trunc_ln38_147"   --->   Operation 2856 'sext' 'sext_ln717_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2857 [1/1] (0.00ns)   --->   "%sext_ln717_221 = sext i8 %trunc_ln38_147"   --->   Operation 2857 'sext' 'sext_ln717_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2858 [1/1] (0.00ns)   --->   "%sext_ln717_222 = sext i8 %trunc_ln38_147"   --->   Operation 2858 'sext' 'sext_ln717_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2859 [1/1] (0.00ns)   --->   "%trunc_ln717_895 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1817, i32 1823"   --->   Operation 2859 'partselect' 'trunc_ln717_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2860 [1/1] (1.30ns)   --->   "%sub_ln1171_514 = sub i9 0, i9 %sext_ln717_222"   --->   Operation 2860 'sub' 'sub_ln1171_514' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2861 [1/1] (0.00ns)   --->   "%trunc_ln717_896 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_514, i32 2, i32 8"   --->   Operation 2861 'partselect' 'trunc_ln717_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2862 [1/1] (5.28ns)   --->   "%mul_ln1171_138 = mul i13 %sext_ln717_221, i13 8181"   --->   Operation 2862 'mul' 'mul_ln1171_138' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2863 [1/1] (0.00ns)   --->   "%trunc_ln717_897 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_138, i32 2, i32 12"   --->   Operation 2863 'partselect' 'trunc_ln717_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2864 [1/1] (0.00ns)   --->   "%shl_ln1171_400 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_147, i2 0"   --->   Operation 2864 'bitconcatenate' 'shl_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2865 [1/1] (0.00ns)   --->   "%sext_ln1171_789 = sext i10 %shl_ln1171_400"   --->   Operation 2865 'sext' 'sext_ln1171_789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2866 [1/1] (1.41ns)   --->   "%sub_ln1171_515 = sub i11 %sext_ln1171_789, i11 %sext_ln717_220"   --->   Operation 2866 'sub' 'sub_ln1171_515' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2867 [1/1] (0.00ns)   --->   "%trunc_ln717_898 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_515, i32 2, i32 10"   --->   Operation 2867 'partselect' 'trunc_ln717_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2868 [1/1] (0.00ns)   --->   "%sext_ln38_134 = sext i9 %trunc_ln717_898" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2868 'sext' 'sext_ln38_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2869 [1/1] (0.00ns)   --->   "%trunc_ln38_148 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1824, i32 1831" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2869 'partselect' 'trunc_ln38_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2870 [1/1] (0.00ns)   --->   "%sext_ln1171_790 = sext i8 %trunc_ln38_148"   --->   Operation 2870 'sext' 'sext_ln1171_790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2871 [1/1] (0.00ns)   --->   "%shl_ln1171_401 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_148, i1 0"   --->   Operation 2871 'bitconcatenate' 'shl_ln1171_401' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2872 [1/1] (0.00ns)   --->   "%sext_ln1171_791 = sext i9 %shl_ln1171_401"   --->   Operation 2872 'sext' 'sext_ln1171_791' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2873 [1/1] (1.36ns)   --->   "%sub_ln1171_516 = sub i10 0, i10 %sext_ln1171_791"   --->   Operation 2873 'sub' 'sub_ln1171_516' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2874 [1/1] (0.00ns)   --->   "%trunc_ln717_899 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_516, i32 2, i32 9"   --->   Operation 2874 'partselect' 'trunc_ln717_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2875 [1/1] (5.28ns)   --->   "%mul_ln1171_139 = mul i15 %sext_ln1171_790, i15 32733"   --->   Operation 2875 'mul' 'mul_ln1171_139' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2876 [1/1] (0.00ns)   --->   "%trunc_ln717_900 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_139, i32 2, i32 14"   --->   Operation 2876 'partselect' 'trunc_ln717_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2877 [1/1] (5.28ns)   --->   "%mul_ln1171_140 = mul i15 %sext_ln1171_790, i15 32730"   --->   Operation 2877 'mul' 'mul_ln1171_140' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2878 [1/1] (0.00ns)   --->   "%trunc_ln717_901 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_140, i32 2, i32 14"   --->   Operation 2878 'partselect' 'trunc_ln717_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2879 [1/1] (0.00ns)   --->   "%trunc_ln717_902 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1826, i32 1831"   --->   Operation 2879 'partselect' 'trunc_ln717_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2880 [1/1] (0.00ns)   --->   "%mult_V_1837 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1832, i32 1839" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2880 'partselect' 'mult_V_1837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2881 [1/1] (0.00ns)   --->   "%sext_ln1171_792 = sext i8 %mult_V_1837"   --->   Operation 2881 'sext' 'sext_ln1171_792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2882 [1/1] (0.00ns)   --->   "%shl_ln1171_402 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1837, i3 0"   --->   Operation 2882 'bitconcatenate' 'shl_ln1171_402' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2883 [1/1] (0.00ns)   --->   "%sext_ln1171_793 = sext i11 %shl_ln1171_402"   --->   Operation 2883 'sext' 'sext_ln1171_793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2884 [1/1] (0.00ns)   --->   "%shl_ln1171_403 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1837, i1 0"   --->   Operation 2884 'bitconcatenate' 'shl_ln1171_403' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2885 [1/1] (0.00ns)   --->   "%sext_ln1171_794 = sext i9 %shl_ln1171_403"   --->   Operation 2885 'sext' 'sext_ln1171_794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2886 [1/1] (1.48ns)   --->   "%sub_ln1171_517 = sub i12 %sext_ln1171_794, i12 %sext_ln1171_793"   --->   Operation 2886 'sub' 'sub_ln1171_517' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2887 [1/1] (0.00ns)   --->   "%trunc_ln717_903 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_517, i32 2, i32 11"   --->   Operation 2887 'partselect' 'trunc_ln717_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2888 [1/1] (0.00ns)   --->   "%shl_ln1171_404 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1837, i2 0"   --->   Operation 2888 'bitconcatenate' 'shl_ln1171_404' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2889 [1/1] (0.00ns)   --->   "%sext_ln1171_795 = sext i10 %shl_ln1171_404"   --->   Operation 2889 'sext' 'sext_ln1171_795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2890 [1/1] (1.41ns)   --->   "%sub_ln1171_518 = sub i11 %sext_ln1171_795, i11 %sext_ln1171_792"   --->   Operation 2890 'sub' 'sub_ln1171_518' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2891 [1/1] (0.00ns)   --->   "%trunc_ln717_904 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_518, i32 2, i32 10"   --->   Operation 2891 'partselect' 'trunc_ln717_904' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2892 [1/1] (0.00ns)   --->   "%trunc_ln717_905 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1834, i32 1839"   --->   Operation 2892 'partselect' 'trunc_ln717_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2893 [1/1] (1.41ns)   --->   "%sub_ln1171_693 = sub i11 %sext_ln1171_792, i11 %sext_ln1171_795"   --->   Operation 2893 'sub' 'sub_ln1171_693' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2894 [1/1] (0.00ns)   --->   "%trunc_ln717_906 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_693, i32 2, i32 10"   --->   Operation 2894 'partselect' 'trunc_ln717_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2895 [1/1] (0.00ns)   --->   "%trunc_ln38_149 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1840, i32 1847" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2895 'partselect' 'trunc_ln38_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2896 [1/1] (0.00ns)   --->   "%sext_ln1171_796 = sext i8 %trunc_ln38_149"   --->   Operation 2896 'sext' 'sext_ln1171_796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2897 [1/1] (5.28ns)   --->   "%mul_ln1171_141 = mul i13 %sext_ln1171_796, i13 11"   --->   Operation 2897 'mul' 'mul_ln1171_141' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2898 [1/1] (0.00ns)   --->   "%trunc_ln717_907 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_141, i32 2, i32 12"   --->   Operation 2898 'partselect' 'trunc_ln717_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2899 [1/1] (0.00ns)   --->   "%shl_ln1171_405 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_149, i1 0"   --->   Operation 2899 'bitconcatenate' 'shl_ln1171_405' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2900 [1/1] (0.00ns)   --->   "%sext_ln1171_797 = sext i9 %shl_ln1171_405"   --->   Operation 2900 'sext' 'sext_ln1171_797' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2901 [1/1] (1.36ns)   --->   "%sub_ln1171_519 = sub i10 0, i10 %sext_ln1171_797"   --->   Operation 2901 'sub' 'sub_ln1171_519' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2902 [1/1] (0.00ns)   --->   "%trunc_ln717_908 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_519, i32 2, i32 9"   --->   Operation 2902 'partselect' 'trunc_ln717_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2903 [1/1] (0.00ns)   --->   "%trunc_ln717_909 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1841, i32 1847"   --->   Operation 2903 'partselect' 'trunc_ln717_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2904 [1/1] (0.00ns)   --->   "%shl_ln1171_406 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_149, i4 0"   --->   Operation 2904 'bitconcatenate' 'shl_ln1171_406' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2905 [1/1] (0.00ns)   --->   "%sext_ln1171_798 = sext i12 %shl_ln1171_406"   --->   Operation 2905 'sext' 'sext_ln1171_798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2906 [1/1] (0.00ns)   --->   "%shl_ln1171_407 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_149, i2 0"   --->   Operation 2906 'bitconcatenate' 'shl_ln1171_407' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2907 [1/1] (0.00ns)   --->   "%sext_ln1171_799 = sext i10 %shl_ln1171_407"   --->   Operation 2907 'sext' 'sext_ln1171_799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2908 [1/1] (1.54ns)   --->   "%sub_ln1171_520 = sub i13 %sext_ln1171_798, i13 %sext_ln1171_799"   --->   Operation 2908 'sub' 'sub_ln1171_520' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2909 [1/1] (0.00ns)   --->   "%trunc_ln717_910 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_520, i32 2, i32 12"   --->   Operation 2909 'partselect' 'trunc_ln717_910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2910 [1/1] (0.00ns)   --->   "%mult_V_1848 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1848, i32 1855" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2910 'partselect' 'mult_V_1848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2911 [1/1] (0.00ns)   --->   "%sext_ln42_16 = sext i8 %mult_V_1848" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2911 'sext' 'sext_ln42_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2912 [1/1] (0.00ns)   --->   "%sext_ln42_17 = sext i8 %mult_V_1848" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2912 'sext' 'sext_ln42_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2913 [1/1] (0.00ns)   --->   "%shl_ln1171_408 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1848, i4 0"   --->   Operation 2913 'bitconcatenate' 'shl_ln1171_408' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2914 [1/1] (0.00ns)   --->   "%sext_ln1171_800 = sext i12 %shl_ln1171_408"   --->   Operation 2914 'sext' 'sext_ln1171_800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2915 [1/1] (0.00ns)   --->   "%shl_ln1171_409 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1848, i2 0"   --->   Operation 2915 'bitconcatenate' 'shl_ln1171_409' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2916 [1/1] (0.00ns)   --->   "%sext_ln1171_801 = sext i10 %shl_ln1171_409"   --->   Operation 2916 'sext' 'sext_ln1171_801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2917 [1/1] (0.00ns)   --->   "%sext_ln1171_802 = sext i10 %shl_ln1171_409"   --->   Operation 2917 'sext' 'sext_ln1171_802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2918 [1/1] (1.54ns)   --->   "%add_ln1171_70 = add i13 %sext_ln1171_800, i13 %sext_ln1171_802"   --->   Operation 2918 'add' 'add_ln1171_70' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2919 [1/1] (0.00ns)   --->   "%trunc_ln717_911 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_70, i32 2, i32 12"   --->   Operation 2919 'partselect' 'trunc_ln717_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2920 [1/1] (1.41ns)   --->   "%add_ln1171_71 = add i11 %sext_ln1171_801, i11 %sext_ln42_16"   --->   Operation 2920 'add' 'add_ln1171_71' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2921 [1/1] (0.00ns)   --->   "%trunc_ln717_912 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_71, i32 2, i32 10"   --->   Operation 2921 'partselect' 'trunc_ln717_912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2922 [1/1] (0.00ns)   --->   "%sext_ln1171_1387 = sext i9 %trunc_ln717_912"   --->   Operation 2922 'sext' 'sext_ln1171_1387' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2923 [1/1] (0.00ns)   --->   "%shl_ln1171_410 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1848, i3 0"   --->   Operation 2923 'bitconcatenate' 'shl_ln1171_410' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2924 [1/1] (0.00ns)   --->   "%sext_ln1171_803 = sext i11 %shl_ln1171_410"   --->   Operation 2924 'sext' 'sext_ln1171_803' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2925 [1/1] (1.48ns)   --->   "%add_ln1171_72 = add i12 %sext_ln1171_803, i12 %sext_ln42_17"   --->   Operation 2925 'add' 'add_ln1171_72' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2926 [1/1] (0.00ns)   --->   "%trunc_ln717_913 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_72, i32 2, i32 11"   --->   Operation 2926 'partselect' 'trunc_ln717_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2927 [1/1] (0.00ns)   --->   "%shl_ln1171_411 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1848, i1 0"   --->   Operation 2927 'bitconcatenate' 'shl_ln1171_411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2928 [1/1] (0.00ns)   --->   "%sext_ln1171_804 = sext i9 %shl_ln1171_411"   --->   Operation 2928 'sext' 'sext_ln1171_804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2929 [1/1] (1.36ns)   --->   "%sub_ln1171_521 = sub i10 0, i10 %sext_ln1171_804"   --->   Operation 2929 'sub' 'sub_ln1171_521' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2930 [1/1] (0.00ns)   --->   "%trunc_ln717_914 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_521, i32 2, i32 9"   --->   Operation 2930 'partselect' 'trunc_ln717_914' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2931 [1/1] (0.00ns)   --->   "%mult_V_1862 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1856, i32 1863" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2931 'partselect' 'mult_V_1862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2932 [1/1] (0.00ns)   --->   "%sext_ln1171_805 = sext i8 %mult_V_1862"   --->   Operation 2932 'sext' 'sext_ln1171_805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2933 [1/1] (0.00ns)   --->   "%sext_ln1171_806 = sext i8 %mult_V_1862"   --->   Operation 2933 'sext' 'sext_ln1171_806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2934 [1/1] (0.00ns)   --->   "%sext_ln1171_807 = sext i8 %mult_V_1862"   --->   Operation 2934 'sext' 'sext_ln1171_807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2935 [1/1] (0.00ns)   --->   "%shl_ln1171_412 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1862, i3 0"   --->   Operation 2935 'bitconcatenate' 'shl_ln1171_412' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2936 [1/1] (0.00ns)   --->   "%sext_ln1171_808 = sext i11 %shl_ln1171_412"   --->   Operation 2936 'sext' 'sext_ln1171_808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2937 [1/1] (1.48ns)   --->   "%add_ln1171_73 = add i12 %sext_ln1171_808, i12 %sext_ln1171_806"   --->   Operation 2937 'add' 'add_ln1171_73' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2938 [1/1] (0.00ns)   --->   "%trunc_ln717_915 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_73, i32 2, i32 11"   --->   Operation 2938 'partselect' 'trunc_ln717_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2939 [1/1] (0.00ns)   --->   "%shl_ln1171_413 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1862, i2 0"   --->   Operation 2939 'bitconcatenate' 'shl_ln1171_413' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2940 [1/1] (0.00ns)   --->   "%sext_ln1171_809 = sext i10 %shl_ln1171_413"   --->   Operation 2940 'sext' 'sext_ln1171_809' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2941 [1/1] (1.41ns)   --->   "%sub_ln1171_522 = sub i11 %sext_ln1171_809, i11 %sext_ln1171_807"   --->   Operation 2941 'sub' 'sub_ln1171_522' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2942 [1/1] (0.00ns)   --->   "%trunc_ln717_916 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_522, i32 2, i32 10"   --->   Operation 2942 'partselect' 'trunc_ln717_916' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2943 [1/1] (0.00ns)   --->   "%sext_ln717_231 = sext i8 %mult_V_1862"   --->   Operation 2943 'sext' 'sext_ln717_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2944 [1/1] (0.00ns)   --->   "%shl_ln717_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1862, i1 0"   --->   Operation 2944 'bitconcatenate' 'shl_ln717_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2945 [1/1] (0.00ns)   --->   "%sext_ln1171_1390 = sext i9 %shl_ln717_15"   --->   Operation 2945 'sext' 'sext_ln1171_1390' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2946 [1/1] (0.00ns)   --->   "%shl_ln1171_414 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1862, i4 0"   --->   Operation 2946 'bitconcatenate' 'shl_ln1171_414' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2947 [1/1] (0.00ns)   --->   "%sext_ln1171_811 = sext i12 %shl_ln1171_414"   --->   Operation 2947 'sext' 'sext_ln1171_811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2948 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_523 = sub i13 0, i13 %sext_ln1171_811"   --->   Operation 2948 'sub' 'sub_ln1171_523' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2949 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_524 = sub i13 %sub_ln1171_523, i13 %sext_ln1171_805"   --->   Operation 2949 'sub' 'sub_ln1171_524' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2950 [1/1] (0.00ns)   --->   "%trunc_ln717_917 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_524, i32 2, i32 12"   --->   Operation 2950 'partselect' 'trunc_ln717_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2951 [1/1] (0.00ns)   --->   "%mult_V_1864 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1864, i32 1871" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2951 'partselect' 'mult_V_1864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2952 [1/1] (0.00ns)   --->   "%sext_ln42_18 = sext i8 %mult_V_1864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2952 'sext' 'sext_ln42_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2953 [1/1] (0.00ns)   --->   "%sext_ln42_19 = sext i8 %mult_V_1864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2953 'sext' 'sext_ln42_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2954 [1/1] (0.00ns)   --->   "%sext_ln42_20 = sext i8 %mult_V_1864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2954 'sext' 'sext_ln42_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2955 [1/1] (0.00ns)   --->   "%sext_ln42_21 = sext i8 %mult_V_1864" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 2955 'sext' 'sext_ln42_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2956 [1/1] (5.28ns)   --->   "%mul_ln1171_142 = mul i14 %sext_ln42_21, i14 29"   --->   Operation 2956 'mul' 'mul_ln1171_142' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2957 [1/1] (0.00ns)   --->   "%trunc_ln717_918 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_142, i32 2, i32 13"   --->   Operation 2957 'partselect' 'trunc_ln717_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2958 [1/1] (0.00ns)   --->   "%shl_ln1171_415 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1864, i4 0"   --->   Operation 2958 'bitconcatenate' 'shl_ln1171_415' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2959 [1/1] (0.00ns)   --->   "%sext_ln1171_812 = sext i12 %shl_ln1171_415"   --->   Operation 2959 'sext' 'sext_ln1171_812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2960 [1/1] (0.00ns)   --->   "%shl_ln1171_416 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1864, i2 0"   --->   Operation 2960 'bitconcatenate' 'shl_ln1171_416' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2961 [1/1] (0.00ns)   --->   "%sext_ln1171_813 = sext i10 %shl_ln1171_416"   --->   Operation 2961 'sext' 'sext_ln1171_813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2962 [1/1] (1.54ns)   --->   "%sub_ln1171_525 = sub i13 %sext_ln1171_812, i13 %sext_ln1171_813"   --->   Operation 2962 'sub' 'sub_ln1171_525' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2963 [1/1] (0.00ns)   --->   "%trunc_ln717_919 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_525, i32 2, i32 12"   --->   Operation 2963 'partselect' 'trunc_ln717_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2964 [1/1] (5.28ns)   --->   "%mul_ln1171_143 = mul i13 %sext_ln42_19, i13 13"   --->   Operation 2964 'mul' 'mul_ln1171_143' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2965 [1/1] (0.00ns)   --->   "%trunc_ln717_920 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_143, i32 2, i32 12"   --->   Operation 2965 'partselect' 'trunc_ln717_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2966 [1/1] (0.00ns)   --->   "%shl_ln1171_417 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1864, i3 0"   --->   Operation 2966 'bitconcatenate' 'shl_ln1171_417' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2967 [1/1] (0.00ns)   --->   "%sext_ln1171_814 = sext i11 %shl_ln1171_417"   --->   Operation 2967 'sext' 'sext_ln1171_814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2968 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_526 = sub i12 0, i12 %sext_ln1171_814"   --->   Operation 2968 'sub' 'sub_ln1171_526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2969 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_527 = sub i12 %sub_ln1171_526, i12 %sext_ln42_20"   --->   Operation 2969 'sub' 'sub_ln1171_527' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 2970 [1/1] (0.00ns)   --->   "%trunc_ln717_921 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_527, i32 2, i32 11"   --->   Operation 2970 'partselect' 'trunc_ln717_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2971 [1/1] (1.30ns)   --->   "%sub_ln1171_528 = sub i9 0, i9 %sext_ln42_18"   --->   Operation 2971 'sub' 'sub_ln1171_528' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2972 [1/1] (0.00ns)   --->   "%trunc_ln717_922 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_528, i32 2, i32 8"   --->   Operation 2972 'partselect' 'trunc_ln717_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2973 [1/1] (0.00ns)   --->   "%trunc_ln38_150 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1872, i32 1879" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2973 'partselect' 'trunc_ln38_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2974 [1/1] (0.00ns)   --->   "%sext_ln1171_815 = sext i8 %trunc_ln38_150"   --->   Operation 2974 'sext' 'sext_ln1171_815' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2975 [1/1] (0.00ns)   --->   "%sext_ln1171_816 = sext i8 %trunc_ln38_150"   --->   Operation 2975 'sext' 'sext_ln1171_816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2976 [1/1] (5.28ns)   --->   "%mul_ln1171_144 = mul i13 %sext_ln1171_816, i13 8181"   --->   Operation 2976 'mul' 'mul_ln1171_144' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2977 [1/1] (0.00ns)   --->   "%trunc_ln717_923 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_144, i32 2, i32 12"   --->   Operation 2977 'partselect' 'trunc_ln717_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2978 [1/1] (0.00ns)   --->   "%trunc_ln717_924 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1874, i32 1879"   --->   Operation 2978 'partselect' 'trunc_ln717_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2979 [1/1] (0.00ns)   --->   "%shl_ln1171_418 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_150, i1 0"   --->   Operation 2979 'bitconcatenate' 'shl_ln1171_418' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2980 [1/1] (0.00ns)   --->   "%sext_ln1171_817 = sext i9 %shl_ln1171_418"   --->   Operation 2980 'sext' 'sext_ln1171_817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2981 [1/1] (0.00ns)   --->   "%sext_ln1171_818 = sext i9 %shl_ln1171_418"   --->   Operation 2981 'sext' 'sext_ln1171_818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2982 [1/1] (1.36ns)   --->   "%sub_ln1171_529 = sub i10 0, i10 %sext_ln1171_818"   --->   Operation 2982 'sub' 'sub_ln1171_529' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2983 [1/1] (0.00ns)   --->   "%trunc_ln717_925 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_529, i32 2, i32 9"   --->   Operation 2983 'partselect' 'trunc_ln717_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2984 [1/1] (0.00ns)   --->   "%shl_ln1171_419 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_150, i3 0"   --->   Operation 2984 'bitconcatenate' 'shl_ln1171_419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2985 [1/1] (0.00ns)   --->   "%sext_ln1171_819 = sext i11 %shl_ln1171_419"   --->   Operation 2985 'sext' 'sext_ln1171_819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2986 [1/1] (1.48ns)   --->   "%sub_ln1171_530 = sub i12 %sext_ln1171_819, i12 %sext_ln1171_817"   --->   Operation 2986 'sub' 'sub_ln1171_530' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2987 [1/1] (0.00ns)   --->   "%trunc_ln717_926 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_530, i32 2, i32 11"   --->   Operation 2987 'partselect' 'trunc_ln717_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2988 [1/1] (1.30ns)   --->   "%sub_ln1171_531 = sub i9 0, i9 %sext_ln1171_815"   --->   Operation 2988 'sub' 'sub_ln1171_531' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2989 [1/1] (0.00ns)   --->   "%trunc_ln717_927 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_531, i32 2, i32 8"   --->   Operation 2989 'partselect' 'trunc_ln717_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2990 [1/1] (0.00ns)   --->   "%trunc_ln38_151 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1880, i32 1887" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 2990 'partselect' 'trunc_ln38_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2991 [1/1] (0.00ns)   --->   "%sext_ln1171_821 = sext i8 %trunc_ln38_151"   --->   Operation 2991 'sext' 'sext_ln1171_821' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2992 [1/1] (0.00ns)   --->   "%shl_ln1171_420 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_151, i3 0"   --->   Operation 2992 'bitconcatenate' 'shl_ln1171_420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2993 [1/1] (0.00ns)   --->   "%sext_ln1171_822 = sext i11 %shl_ln1171_420"   --->   Operation 2993 'sext' 'sext_ln1171_822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2994 [1/1] (1.48ns)   --->   "%add_ln1171_74 = add i12 %sext_ln1171_822, i12 %sext_ln1171_821"   --->   Operation 2994 'add' 'add_ln1171_74' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 2995 [1/1] (0.00ns)   --->   "%trunc_ln717_928 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_74, i32 2, i32 11"   --->   Operation 2995 'partselect' 'trunc_ln717_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2996 [1/1] (0.00ns)   --->   "%trunc_ln717_929 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1881, i32 1887"   --->   Operation 2996 'partselect' 'trunc_ln717_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2997 [1/1] (0.00ns)   --->   "%shl_ln1171_421 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_151, i1 0"   --->   Operation 2997 'bitconcatenate' 'shl_ln1171_421' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2998 [1/1] (0.00ns)   --->   "%sext_ln1171_823 = sext i9 %shl_ln1171_421"   --->   Operation 2998 'sext' 'sext_ln1171_823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 2999 [1/1] (1.48ns)   --->   "%sub_ln1171_532 = sub i12 %sext_ln1171_822, i12 %sext_ln1171_823"   --->   Operation 2999 'sub' 'sub_ln1171_532' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3000 [1/1] (0.00ns)   --->   "%trunc_ln717_930 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_532, i32 2, i32 11"   --->   Operation 3000 'partselect' 'trunc_ln717_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3001 [1/1] (0.00ns)   --->   "%trunc_ln717_931 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1882, i32 1887"   --->   Operation 3001 'partselect' 'trunc_ln717_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3002 [1/1] (0.00ns)   --->   "%trunc_ln38_152 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1888, i32 1895" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3002 'partselect' 'trunc_ln38_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3003 [1/1] (0.00ns)   --->   "%sext_ln1171_824 = sext i8 %trunc_ln38_152"   --->   Operation 3003 'sext' 'sext_ln1171_824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3004 [1/1] (0.00ns)   --->   "%shl_ln1171_422 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_152, i4 0"   --->   Operation 3004 'bitconcatenate' 'shl_ln1171_422' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3005 [1/1] (0.00ns)   --->   "%sext_ln1171_825 = sext i12 %shl_ln1171_422"   --->   Operation 3005 'sext' 'sext_ln1171_825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3006 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_533 = sub i13 0, i13 %sext_ln1171_825"   --->   Operation 3006 'sub' 'sub_ln1171_533' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3007 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_534 = sub i13 %sub_ln1171_533, i13 %sext_ln1171_824"   --->   Operation 3007 'sub' 'sub_ln1171_534' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3008 [1/1] (0.00ns)   --->   "%trunc_ln717_932 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_534, i32 2, i32 12"   --->   Operation 3008 'partselect' 'trunc_ln717_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3009 [1/1] (5.28ns)   --->   "%mul_ln1171_145 = mul i13 %sext_ln1171_824, i13 11"   --->   Operation 3009 'mul' 'mul_ln1171_145' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3010 [1/1] (0.00ns)   --->   "%trunc_ln717_933 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_145, i32 2, i32 12"   --->   Operation 3010 'partselect' 'trunc_ln717_933' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3011 [1/1] (5.28ns)   --->   "%mul_ln1171_146 = mul i13 %sext_ln1171_824, i13 8179"   --->   Operation 3011 'mul' 'mul_ln1171_146' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3012 [1/1] (0.00ns)   --->   "%trunc_ln717_934 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_146, i32 2, i32 12"   --->   Operation 3012 'partselect' 'trunc_ln717_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3013 [1/1] (0.00ns)   --->   "%shl_ln1171_423 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_152, i3 0"   --->   Operation 3013 'bitconcatenate' 'shl_ln1171_423' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3014 [1/1] (0.00ns)   --->   "%sext_ln1171_826 = sext i11 %shl_ln1171_423"   --->   Operation 3014 'sext' 'sext_ln1171_826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3015 [1/1] (1.48ns)   --->   "%sub_ln1171_535 = sub i12 0, i12 %sext_ln1171_826"   --->   Operation 3015 'sub' 'sub_ln1171_535' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3016 [1/1] (0.00ns)   --->   "%trunc_ln717_935 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_535, i32 2, i32 11"   --->   Operation 3016 'partselect' 'trunc_ln717_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3017 [1/1] (0.00ns)   --->   "%trunc_ln717_937 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1890, i32 1895"   --->   Operation 3017 'partselect' 'trunc_ln717_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3018 [1/1] (0.00ns)   --->   "%trunc_ln38_153 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1896, i32 1903" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3018 'partselect' 'trunc_ln38_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3019 [1/1] (0.00ns)   --->   "%sext_ln1171_828 = sext i8 %trunc_ln38_153"   --->   Operation 3019 'sext' 'sext_ln1171_828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3020 [1/1] (0.00ns)   --->   "%sext_ln1171_829 = sext i8 %trunc_ln38_153"   --->   Operation 3020 'sext' 'sext_ln1171_829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3021 [1/1] (0.00ns)   --->   "%shl_ln1171_425 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_153, i2 0"   --->   Operation 3021 'bitconcatenate' 'shl_ln1171_425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3022 [1/1] (0.00ns)   --->   "%sext_ln1171_830 = sext i10 %shl_ln1171_425"   --->   Operation 3022 'sext' 'sext_ln1171_830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3023 [1/1] (1.41ns)   --->   "%sub_ln1171_537 = sub i11 %sext_ln1171_830, i11 %sext_ln1171_829"   --->   Operation 3023 'sub' 'sub_ln1171_537' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3024 [1/1] (0.00ns)   --->   "%trunc_ln717_938 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_537, i32 2, i32 10"   --->   Operation 3024 'partselect' 'trunc_ln717_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3025 [1/1] (1.30ns)   --->   "%sub_ln1171_538 = sub i9 0, i9 %sext_ln1171_828"   --->   Operation 3025 'sub' 'sub_ln1171_538' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3026 [1/1] (0.00ns)   --->   "%trunc_ln717_939 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_538, i32 2, i32 8"   --->   Operation 3026 'partselect' 'trunc_ln717_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3027 [1/1] (0.00ns)   --->   "%shl_ln1171_426 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_153, i3 0"   --->   Operation 3027 'bitconcatenate' 'shl_ln1171_426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3028 [1/1] (0.00ns)   --->   "%sext_ln1171_831 = sext i11 %shl_ln1171_426"   --->   Operation 3028 'sext' 'sext_ln1171_831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3029 [1/1] (0.00ns)   --->   "%shl_ln1171_427 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_153, i1 0"   --->   Operation 3029 'bitconcatenate' 'shl_ln1171_427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3030 [1/1] (0.00ns)   --->   "%sext_ln1171_832 = sext i9 %shl_ln1171_427"   --->   Operation 3030 'sext' 'sext_ln1171_832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3031 [1/1] (0.00ns)   --->   "%sext_ln1171_833 = sext i9 %shl_ln1171_427"   --->   Operation 3031 'sext' 'sext_ln1171_833' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3032 [1/1] (1.48ns)   --->   "%sub_ln1171_539 = sub i12 %sext_ln1171_831, i12 %sext_ln1171_833"   --->   Operation 3032 'sub' 'sub_ln1171_539' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3033 [1/1] (0.00ns)   --->   "%trunc_ln717_940 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_539, i32 2, i32 11"   --->   Operation 3033 'partselect' 'trunc_ln717_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3034 [1/1] (0.00ns)   --->   "%shl_ln1171_428 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_153, i4 0"   --->   Operation 3034 'bitconcatenate' 'shl_ln1171_428' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3035 [1/1] (0.00ns)   --->   "%sext_ln1171_834 = sext i12 %shl_ln1171_428"   --->   Operation 3035 'sext' 'sext_ln1171_834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3036 [1/1] (1.54ns)   --->   "%sub_ln1171_540 = sub i13 %sext_ln1171_832, i13 %sext_ln1171_834"   --->   Operation 3036 'sub' 'sub_ln1171_540' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3037 [1/1] (0.00ns)   --->   "%trunc_ln717_941 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_540, i32 2, i32 12"   --->   Operation 3037 'partselect' 'trunc_ln717_941' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3038 [1/1] (0.00ns)   --->   "%mult_V_1910 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1904, i32 1911" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3038 'partselect' 'mult_V_1910' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3039 [1/1] (0.00ns)   --->   "%sext_ln717_237 = sext i8 %mult_V_1910"   --->   Operation 3039 'sext' 'sext_ln717_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3040 [1/1] (0.00ns)   --->   "%sext_ln717_238 = sext i8 %mult_V_1910"   --->   Operation 3040 'sext' 'sext_ln717_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3041 [1/1] (0.00ns)   --->   "%trunc_ln717_942 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1906, i32 1911"   --->   Operation 3041 'partselect' 'trunc_ln717_942' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3042 [1/1] (0.00ns)   --->   "%shl_ln1171_429 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1910, i4 0"   --->   Operation 3042 'bitconcatenate' 'shl_ln1171_429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3043 [1/1] (0.00ns)   --->   "%sext_ln1171_835 = sext i12 %shl_ln1171_429"   --->   Operation 3043 'sext' 'sext_ln1171_835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3044 [1/1] (1.54ns)   --->   "%sub_ln1171_541 = sub i13 %sext_ln1171_835, i13 %sext_ln717_238"   --->   Operation 3044 'sub' 'sub_ln1171_541' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3045 [1/1] (0.00ns)   --->   "%trunc_ln717_943 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_541, i32 2, i32 12"   --->   Operation 3045 'partselect' 'trunc_ln717_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3046 [1/1] (1.30ns)   --->   "%sub_ln1171_542 = sub i9 0, i9 %sext_ln717_237"   --->   Operation 3046 'sub' 'sub_ln1171_542' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3047 [1/1] (0.00ns)   --->   "%trunc_ln717_944 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_542, i32 2, i32 8"   --->   Operation 3047 'partselect' 'trunc_ln717_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3048 [1/1] (0.00ns)   --->   "%mult_V_1913 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1912, i32 1919" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3048 'partselect' 'mult_V_1913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3049 [1/1] (0.00ns)   --->   "%shl_ln1171_430 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1913, i3 0"   --->   Operation 3049 'bitconcatenate' 'shl_ln1171_430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3050 [1/1] (0.00ns)   --->   "%sext_ln1171_836 = sext i11 %shl_ln1171_430"   --->   Operation 3050 'sext' 'sext_ln1171_836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3051 [1/1] (0.00ns)   --->   "%shl_ln1171_431 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1913, i1 0"   --->   Operation 3051 'bitconcatenate' 'shl_ln1171_431' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3052 [1/1] (0.00ns)   --->   "%sext_ln1171_837 = sext i9 %shl_ln1171_431"   --->   Operation 3052 'sext' 'sext_ln1171_837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3053 [1/1] (0.00ns)   --->   "%sext_ln1171_838 = sext i9 %shl_ln1171_431"   --->   Operation 3053 'sext' 'sext_ln1171_838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3054 [1/1] (1.48ns)   --->   "%sub_ln1171_543 = sub i12 %sext_ln1171_836, i12 %sext_ln1171_838"   --->   Operation 3054 'sub' 'sub_ln1171_543' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3055 [1/1] (0.00ns)   --->   "%trunc_ln717_945 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_543, i32 2, i32 11"   --->   Operation 3055 'partselect' 'trunc_ln717_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3056 [1/1] (1.36ns)   --->   "%sub_ln1171_544 = sub i10 0, i10 %sext_ln1171_837"   --->   Operation 3056 'sub' 'sub_ln1171_544' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3057 [1/1] (0.00ns)   --->   "%trunc_ln717_946 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_544, i32 2, i32 9"   --->   Operation 3057 'partselect' 'trunc_ln717_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3058 [1/1] (0.00ns)   --->   "%trunc_ln717_947 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1913, i32 1919"   --->   Operation 3058 'partselect' 'trunc_ln717_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3059 [1/1] (0.00ns)   --->   "%trunc_ln38_154 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1920, i32 1927" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3059 'partselect' 'trunc_ln38_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3060 [1/1] (0.00ns)   --->   "%sext_ln1171_839 = sext i8 %trunc_ln38_154"   --->   Operation 3060 'sext' 'sext_ln1171_839' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3061 [1/1] (0.00ns)   --->   "%shl_ln1171_432 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_154, i2 0"   --->   Operation 3061 'bitconcatenate' 'shl_ln1171_432' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3062 [1/1] (0.00ns)   --->   "%sext_ln1171_840 = sext i10 %shl_ln1171_432"   --->   Operation 3062 'sext' 'sext_ln1171_840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3063 [1/1] (1.41ns)   --->   "%add_ln1171_75 = add i11 %sext_ln1171_840, i11 %sext_ln1171_839"   --->   Operation 3063 'add' 'add_ln1171_75' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3064 [1/1] (0.00ns)   --->   "%trunc_ln717_948 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_75, i32 2, i32 10"   --->   Operation 3064 'partselect' 'trunc_ln717_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3065 [1/1] (1.41ns)   --->   "%sub_ln1171_694 = sub i11 %sext_ln1171_839, i11 %sext_ln1171_840"   --->   Operation 3065 'sub' 'sub_ln1171_694' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3066 [1/1] (0.00ns)   --->   "%trunc_ln717_949 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_694, i32 2, i32 10"   --->   Operation 3066 'partselect' 'trunc_ln717_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3067 [1/1] (0.00ns)   --->   "%trunc_ln717_950 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1922, i32 1927"   --->   Operation 3067 'partselect' 'trunc_ln717_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3068 [1/1] (0.00ns)   --->   "%mult_V_1930 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1928, i32 1935" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3068 'partselect' 'mult_V_1930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3069 [1/1] (0.00ns)   --->   "%sext_ln1171_841 = sext i8 %mult_V_1930"   --->   Operation 3069 'sext' 'sext_ln1171_841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3070 [1/1] (0.00ns)   --->   "%sext_ln1171_842 = sext i8 %mult_V_1930"   --->   Operation 3070 'sext' 'sext_ln1171_842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3071 [1/1] (0.00ns)   --->   "%shl_ln1171_433 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1930, i2 0"   --->   Operation 3071 'bitconcatenate' 'shl_ln1171_433' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3072 [1/1] (0.00ns)   --->   "%sext_ln1171_843 = sext i10 %shl_ln1171_433"   --->   Operation 3072 'sext' 'sext_ln1171_843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3073 [1/1] (1.41ns)   --->   "%sub_ln1171_545 = sub i11 0, i11 %sext_ln1171_843"   --->   Operation 3073 'sub' 'sub_ln1171_545' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3074 [1/1] (0.00ns)   --->   "%trunc_ln717_951 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_545, i32 2, i32 10"   --->   Operation 3074 'partselect' 'trunc_ln717_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3075 [1/1] (1.30ns)   --->   "%sub_ln1171_546 = sub i9 0, i9 %sext_ln1171_842"   --->   Operation 3075 'sub' 'sub_ln1171_546' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3076 [1/1] (0.00ns)   --->   "%trunc_ln717_952 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_546, i32 2, i32 8"   --->   Operation 3076 'partselect' 'trunc_ln717_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3077 [1/1] (0.00ns)   --->   "%sext_ln42_53 = sext i7 %trunc_ln717_952" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3077 'sext' 'sext_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3078 [1/1] (0.00ns)   --->   "%shl_ln1171_434 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_1930, i4 0"   --->   Operation 3078 'bitconcatenate' 'shl_ln1171_434' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3079 [1/1] (0.00ns)   --->   "%sext_ln1171_844 = sext i12 %shl_ln1171_434"   --->   Operation 3079 'sext' 'sext_ln1171_844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3080 [1/1] (1.54ns)   --->   "%sub_ln1171_547 = sub i13 %sext_ln1171_844, i13 %sext_ln1171_841"   --->   Operation 3080 'sub' 'sub_ln1171_547' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3081 [1/1] (0.00ns)   --->   "%trunc_ln717_953 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_547, i32 2, i32 12"   --->   Operation 3081 'partselect' 'trunc_ln717_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3082 [1/1] (0.00ns)   --->   "%trunc_ln717_954 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1930, i32 1935"   --->   Operation 3082 'partselect' 'trunc_ln717_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3083 [1/1] (0.00ns)   --->   "%shl_ln1171_435 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1930, i1 0"   --->   Operation 3083 'bitconcatenate' 'shl_ln1171_435' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3084 [1/1] (0.00ns)   --->   "%sext_ln1171_845 = sext i9 %shl_ln1171_435"   --->   Operation 3084 'sext' 'sext_ln1171_845' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3085 [1/1] (1.36ns)   --->   "%sub_ln1171_548 = sub i10 0, i10 %sext_ln1171_845"   --->   Operation 3085 'sub' 'sub_ln1171_548' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3086 [1/1] (0.00ns)   --->   "%trunc_ln717_955 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_548, i32 2, i32 9"   --->   Operation 3086 'partselect' 'trunc_ln717_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3087 [1/1] (0.00ns)   --->   "%mult_V_1938 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1936, i32 1943" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3087 'partselect' 'mult_V_1938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3088 [1/1] (0.00ns)   --->   "%sext_ln1171_846 = sext i8 %mult_V_1938"   --->   Operation 3088 'sext' 'sext_ln1171_846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3089 [1/1] (0.00ns)   --->   "%sext_ln1171_847 = sext i8 %mult_V_1938"   --->   Operation 3089 'sext' 'sext_ln1171_847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3090 [1/1] (0.00ns)   --->   "%shl_ln1171_436 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1938, i2 0"   --->   Operation 3090 'bitconcatenate' 'shl_ln1171_436' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3091 [1/1] (0.00ns)   --->   "%sext_ln1171_848 = sext i10 %shl_ln1171_436"   --->   Operation 3091 'sext' 'sext_ln1171_848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3092 [1/1] (1.41ns)   --->   "%sub_ln1171_549 = sub i11 0, i11 %sext_ln1171_848"   --->   Operation 3092 'sub' 'sub_ln1171_549' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3093 [1/1] (0.00ns)   --->   "%trunc_ln717_956 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_549, i32 2, i32 10"   --->   Operation 3093 'partselect' 'trunc_ln717_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3094 [1/1] (0.00ns)   --->   "%trunc_ln717_957 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1937, i32 1943"   --->   Operation 3094 'partselect' 'trunc_ln717_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3095 [1/1] (1.41ns)   --->   "%sub_ln1171_550 = sub i11 %sext_ln1171_848, i11 %sext_ln1171_847"   --->   Operation 3095 'sub' 'sub_ln1171_550' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3096 [1/1] (0.00ns)   --->   "%trunc_ln717_958 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_550, i32 2, i32 10"   --->   Operation 3096 'partselect' 'trunc_ln717_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3097 [1/1] (5.28ns)   --->   "%mul_ln1171_147 = mul i13 %sext_ln1171_846, i13 8181"   --->   Operation 3097 'mul' 'mul_ln1171_147' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3098 [1/1] (0.00ns)   --->   "%trunc_ln717_959 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_147, i32 2, i32 12"   --->   Operation 3098 'partselect' 'trunc_ln717_959' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3099 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1944, i32 1951"   --->   Operation 3099 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3100 [1/1] (0.00ns)   --->   "%shl_ln1171_437 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %tmp_77, i3 0"   --->   Operation 3100 'bitconcatenate' 'shl_ln1171_437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3101 [1/1] (0.00ns)   --->   "%sext_ln1171_849 = sext i11 %shl_ln1171_437"   --->   Operation 3101 'sext' 'sext_ln1171_849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3102 [1/1] (1.48ns)   --->   "%sub_ln1171_551 = sub i12 0, i12 %sext_ln1171_849"   --->   Operation 3102 'sub' 'sub_ln1171_551' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3103 [1/1] (0.00ns)   --->   "%trunc_ln717_960 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_551, i32 2, i32 11"   --->   Operation 3103 'partselect' 'trunc_ln717_960' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3104 [1/1] (0.00ns)   --->   "%shl_ln1171_438 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_77, i1 0"   --->   Operation 3104 'bitconcatenate' 'shl_ln1171_438' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3105 [1/1] (0.00ns)   --->   "%sext_ln1171_850 = sext i9 %shl_ln1171_438"   --->   Operation 3105 'sext' 'sext_ln1171_850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3106 [1/1] (0.00ns)   --->   "%sext_ln1171_851 = sext i9 %shl_ln1171_438"   --->   Operation 3106 'sext' 'sext_ln1171_851' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3107 [1/1] (1.48ns)   --->   "%add_ln1171_76 = add i12 %sext_ln1171_849, i12 %sext_ln1171_851"   --->   Operation 3107 'add' 'add_ln1171_76' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3108 [1/1] (0.00ns)   --->   "%trunc_ln717_961 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_76, i32 2, i32 11"   --->   Operation 3108 'partselect' 'trunc_ln717_961' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3109 [1/1] (0.00ns)   --->   "%sext_ln1171_1411 = sext i10 %trunc_ln717_961"   --->   Operation 3109 'sext' 'sext_ln1171_1411' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3110 [1/1] (1.48ns)   --->   "%sub_ln1171_552 = sub i12 %sext_ln1171_849, i12 %sext_ln1171_851"   --->   Operation 3110 'sub' 'sub_ln1171_552' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3111 [1/1] (0.00ns)   --->   "%trunc_ln717_962 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_552, i32 2, i32 11"   --->   Operation 3111 'partselect' 'trunc_ln717_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3112 [1/1] (0.00ns)   --->   "%shl_ln1171_439 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_77, i4 0"   --->   Operation 3112 'bitconcatenate' 'shl_ln1171_439' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3113 [1/1] (0.00ns)   --->   "%sext_ln1171_853 = sext i12 %shl_ln1171_439"   --->   Operation 3113 'sext' 'sext_ln1171_853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_553 = sub i13 0, i13 %sext_ln1171_853"   --->   Operation 3114 'sub' 'sub_ln1171_553' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3115 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_554 = sub i13 %sub_ln1171_553, i13 %sext_ln1171_850"   --->   Operation 3115 'sub' 'sub_ln1171_554' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3116 [1/1] (0.00ns)   --->   "%trunc_ln717_963 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_554, i32 2, i32 12"   --->   Operation 3116 'partselect' 'trunc_ln717_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3117 [1/1] (0.00ns)   --->   "%trunc_ln38_155 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1952, i32 1959" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3117 'partselect' 'trunc_ln38_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3118 [1/1] (0.00ns)   --->   "%sext_ln1171_854 = sext i8 %trunc_ln38_155"   --->   Operation 3118 'sext' 'sext_ln1171_854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3119 [1/1] (0.00ns)   --->   "%shl_ln1171_440 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_155, i4 0"   --->   Operation 3119 'bitconcatenate' 'shl_ln1171_440' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3120 [1/1] (0.00ns)   --->   "%sext_ln1171_856 = sext i12 %shl_ln1171_440"   --->   Operation 3120 'sext' 'sext_ln1171_856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_555 = sub i13 0, i13 %sext_ln1171_856"   --->   Operation 3121 'sub' 'sub_ln1171_555' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3122 [1/1] (0.00ns)   --->   "%shl_ln1171_441 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_155, i2 0"   --->   Operation 3122 'bitconcatenate' 'shl_ln1171_441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3123 [1/1] (0.00ns)   --->   "%sext_ln1171_858 = sext i10 %shl_ln1171_441"   --->   Operation 3123 'sext' 'sext_ln1171_858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3124 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_556 = sub i13 %sub_ln1171_555, i13 %sext_ln1171_858"   --->   Operation 3124 'sub' 'sub_ln1171_556' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3125 [1/1] (0.00ns)   --->   "%trunc_ln717_964 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_556, i32 2, i32 12"   --->   Operation 3125 'partselect' 'trunc_ln717_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3126 [1/1] (1.54ns)   --->   "%add_ln1171_77 = add i13 %sext_ln1171_856, i13 %sext_ln1171_858"   --->   Operation 3126 'add' 'add_ln1171_77' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3127 [1/1] (0.00ns)   --->   "%trunc_ln717_966 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_77, i32 2, i32 12"   --->   Operation 3127 'partselect' 'trunc_ln717_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3128 [1/1] (1.30ns)   --->   "%sub_ln1171_558 = sub i9 0, i9 %sext_ln1171_854"   --->   Operation 3128 'sub' 'sub_ln1171_558' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3129 [1/1] (0.00ns)   --->   "%trunc_ln717_968 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_558, i32 2, i32 8"   --->   Operation 3129 'partselect' 'trunc_ln717_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3130 [1/1] (0.00ns)   --->   "%mult_V_1966 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1960, i32 1967" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3130 'partselect' 'mult_V_1966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3131 [1/1] (0.00ns)   --->   "%sext_ln1171_860 = sext i8 %mult_V_1966"   --->   Operation 3131 'sext' 'sext_ln1171_860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3132 [1/1] (0.00ns)   --->   "%shl_ln1171_442 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1966, i2 0"   --->   Operation 3132 'bitconcatenate' 'shl_ln1171_442' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3133 [1/1] (0.00ns)   --->   "%sext_ln1171_861 = sext i10 %shl_ln1171_442"   --->   Operation 3133 'sext' 'sext_ln1171_861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3134 [1/1] (1.41ns)   --->   "%add_ln1171_78 = add i11 %sext_ln1171_861, i11 %sext_ln1171_860"   --->   Operation 3134 'add' 'add_ln1171_78' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3135 [1/1] (0.00ns)   --->   "%trunc_ln717_969 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_78, i32 2, i32 10"   --->   Operation 3135 'partselect' 'trunc_ln717_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3136 [1/1] (1.41ns)   --->   "%sub_ln1171_560 = sub i11 %sext_ln1171_861, i11 %sext_ln1171_860"   --->   Operation 3136 'sub' 'sub_ln1171_560' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3137 [1/1] (0.00ns)   --->   "%trunc_ln717_971 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_560, i32 2, i32 10"   --->   Operation 3137 'partselect' 'trunc_ln717_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3138 [1/1] (0.00ns)   --->   "%trunc_ln717_972 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1961, i32 1967"   --->   Operation 3138 'partselect' 'trunc_ln717_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3139 [1/1] (0.00ns)   --->   "%trunc_ln717_973 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1962, i32 1967"   --->   Operation 3139 'partselect' 'trunc_ln717_973' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3140 [1/1] (0.00ns)   --->   "%trunc_ln38_156 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1968, i32 1975" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3140 'partselect' 'trunc_ln38_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3141 [1/1] (0.00ns)   --->   "%sext_ln1171_865 = sext i8 %trunc_ln38_156"   --->   Operation 3141 'sext' 'sext_ln1171_865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3142 [1/1] (0.00ns)   --->   "%shl_ln1171_445 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_156, i3 0"   --->   Operation 3142 'bitconcatenate' 'shl_ln1171_445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3143 [1/1] (0.00ns)   --->   "%sext_ln1171_866 = sext i11 %shl_ln1171_445"   --->   Operation 3143 'sext' 'sext_ln1171_866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3144 [1/1] (0.00ns)   --->   "%shl_ln1171_446 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_156, i1 0"   --->   Operation 3144 'bitconcatenate' 'shl_ln1171_446' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3145 [1/1] (0.00ns)   --->   "%sext_ln1171_867 = sext i9 %shl_ln1171_446"   --->   Operation 3145 'sext' 'sext_ln1171_867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3146 [1/1] (0.00ns)   --->   "%sext_ln1171_868 = sext i9 %shl_ln1171_446"   --->   Operation 3146 'sext' 'sext_ln1171_868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3147 [1/1] (1.48ns)   --->   "%sub_ln1171_561 = sub i12 %sext_ln1171_866, i12 %sext_ln1171_868"   --->   Operation 3147 'sub' 'sub_ln1171_561' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3148 [1/1] (0.00ns)   --->   "%trunc_ln717_974 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_561, i32 2, i32 11"   --->   Operation 3148 'partselect' 'trunc_ln717_974' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3149 [1/1] (0.00ns)   --->   "%sext_ln1171_1419 = sext i10 %trunc_ln717_974"   --->   Operation 3149 'sext' 'sext_ln1171_1419' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3150 [1/1] (1.48ns)   --->   "%sub_ln1171_562 = sub i12 0, i12 %sext_ln1171_866"   --->   Operation 3150 'sub' 'sub_ln1171_562' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3151 [1/1] (0.00ns)   --->   "%shl_ln1171_447 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_156, i2 0"   --->   Operation 3151 'bitconcatenate' 'shl_ln1171_447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3152 [1/1] (0.00ns)   --->   "%sext_ln1171_869 = sext i10 %shl_ln1171_447"   --->   Operation 3152 'sext' 'sext_ln1171_869' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3153 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_564 = sub i11 0, i11 %sext_ln1171_869"   --->   Operation 3153 'sub' 'sub_ln1171_564' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3154 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_565 = sub i11 %sub_ln1171_564, i11 %sext_ln1171_865"   --->   Operation 3154 'sub' 'sub_ln1171_565' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3155 [1/1] (0.00ns)   --->   "%trunc_ln717_976 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_565, i32 2, i32 10"   --->   Operation 3155 'partselect' 'trunc_ln717_976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3156 [1/1] (0.00ns)   --->   "%shl_ln1171_448 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_156, i4 0"   --->   Operation 3156 'bitconcatenate' 'shl_ln1171_448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3157 [1/1] (0.00ns)   --->   "%sext_ln1171_870 = sext i12 %shl_ln1171_448"   --->   Operation 3157 'sext' 'sext_ln1171_870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3158 [1/1] (1.54ns)   --->   "%add_ln1171_79 = add i13 %sext_ln1171_870, i13 %sext_ln1171_867"   --->   Operation 3158 'add' 'add_ln1171_79' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3159 [1/1] (0.00ns)   --->   "%trunc_ln717_978 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_79, i32 2, i32 12"   --->   Operation 3159 'partselect' 'trunc_ln717_978' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3160 [1/1] (0.00ns)   --->   "%trunc_ln717_979 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1969, i32 1975"   --->   Operation 3160 'partselect' 'trunc_ln717_979' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3161 [1/1] (0.00ns)   --->   "%mult_V_1976 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1976, i32 1983" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3161 'partselect' 'mult_V_1976' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3162 [1/1] (0.00ns)   --->   "%sext_ln42_22 = sext i8 %mult_V_1976" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3162 'sext' 'sext_ln42_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3163 [1/1] (0.00ns)   --->   "%sext_ln42_23 = sext i8 %mult_V_1976" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3163 'sext' 'sext_ln42_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3164 [1/1] (0.00ns)   --->   "%tmp_78 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_1976, i2 0"   --->   Operation 3164 'bitconcatenate' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3165 [1/1] (0.00ns)   --->   "%sext_ln1171_1026 = sext i10 %tmp_78"   --->   Operation 3165 'sext' 'sext_ln1171_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3166 [1/1] (1.41ns)   --->   "%sub_ln1171_696 = sub i11 %sext_ln42_23, i11 %sext_ln1171_1026"   --->   Operation 3166 'sub' 'sub_ln1171_696' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3167 [1/1] (0.00ns)   --->   "%trunc_ln717_980 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_696, i32 2, i32 10"   --->   Operation 3167 'partselect' 'trunc_ln717_980' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3168 [1/1] (0.00ns)   --->   "%sext_ln717_247 = sext i9 %trunc_ln717_980"   --->   Operation 3168 'sext' 'sext_ln717_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3169 [1/1] (0.00ns)   --->   "%trunc_ln717_981 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 1977, i32 1983"   --->   Operation 3169 'partselect' 'trunc_ln717_981' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3170 [1/1] (0.00ns)   --->   "%shl_ln1171_449 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1976, i3 0"   --->   Operation 3170 'bitconcatenate' 'shl_ln1171_449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3171 [1/1] (0.00ns)   --->   "%sext_ln1171_871 = sext i11 %shl_ln1171_449"   --->   Operation 3171 'sext' 'sext_ln1171_871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3172 [1/1] (0.00ns)   --->   "%shl_ln1171_450 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1976, i1 0"   --->   Operation 3172 'bitconcatenate' 'shl_ln1171_450' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3173 [1/1] (0.00ns)   --->   "%sext_ln1171_872 = sext i9 %shl_ln1171_450"   --->   Operation 3173 'sext' 'sext_ln1171_872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3174 [1/1] (1.48ns)   --->   "%sub_ln1171_567 = sub i12 %sext_ln1171_871, i12 %sext_ln1171_872"   --->   Operation 3174 'sub' 'sub_ln1171_567' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3175 [1/1] (0.00ns)   --->   "%trunc_ln717_982 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_567, i32 2, i32 11"   --->   Operation 3175 'partselect' 'trunc_ln717_982' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3176 [1/1] (1.48ns)   --->   "%sub_ln1171_697 = sub i12 %sext_ln42_22, i12 %sext_ln1171_871"   --->   Operation 3176 'sub' 'sub_ln1171_697' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3177 [1/1] (0.00ns)   --->   "%trunc_ln717_983 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_697, i32 2, i32 11"   --->   Operation 3177 'partselect' 'trunc_ln717_983' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3178 [1/1] (0.00ns)   --->   "%trunc_ln717_984 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1978, i32 1983"   --->   Operation 3178 'partselect' 'trunc_ln717_984' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3179 [1/1] (0.00ns)   --->   "%trunc_ln38_157 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1984, i32 1991" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3179 'partselect' 'trunc_ln38_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3180 [1/1] (0.00ns)   --->   "%sext_ln1171_873 = sext i8 %trunc_ln38_157"   --->   Operation 3180 'sext' 'sext_ln1171_873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3181 [1/1] (0.00ns)   --->   "%tmp_79 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_157, i2 0"   --->   Operation 3181 'bitconcatenate' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3182 [1/1] (0.00ns)   --->   "%sext_ln1171_1028 = sext i10 %tmp_79"   --->   Operation 3182 'sext' 'sext_ln1171_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3183 [1/1] (1.41ns)   --->   "%sub_ln1171_698 = sub i11 %sext_ln1171_873, i11 %sext_ln1171_1028"   --->   Operation 3183 'sub' 'sub_ln1171_698' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3184 [1/1] (0.00ns)   --->   "%trunc_ln717_985 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_698, i32 2, i32 10"   --->   Operation 3184 'partselect' 'trunc_ln717_985' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3185 [1/1] (0.00ns)   --->   "%sext_ln1171_1424 = sext i9 %trunc_ln717_985"   --->   Operation 3185 'sext' 'sext_ln1171_1424' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3186 [1/1] (0.00ns)   --->   "%shl_ln1171_451 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_157, i1 0"   --->   Operation 3186 'bitconcatenate' 'shl_ln1171_451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3187 [1/1] (0.00ns)   --->   "%sext_ln1171_874 = sext i9 %shl_ln1171_451"   --->   Operation 3187 'sext' 'sext_ln1171_874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3188 [1/1] (1.36ns)   --->   "%sub_ln1171_568 = sub i10 0, i10 %sext_ln1171_874"   --->   Operation 3188 'sub' 'sub_ln1171_568' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3189 [1/1] (0.00ns)   --->   "%trunc_ln717_986 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_568, i32 2, i32 9"   --->   Operation 3189 'partselect' 'trunc_ln717_986' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3190 [1/1] (0.00ns)   --->   "%sext_ln1171_1425 = sext i8 %trunc_ln717_986"   --->   Operation 3190 'sext' 'sext_ln1171_1425' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3191 [1/1] (0.00ns)   --->   "%shl_ln1171_452 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_157, i4 0"   --->   Operation 3191 'bitconcatenate' 'shl_ln1171_452' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3192 [1/1] (0.00ns)   --->   "%sext_ln1171_875 = sext i12 %shl_ln1171_452"   --->   Operation 3192 'sext' 'sext_ln1171_875' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3193 [1/1] (1.54ns)   --->   "%sub_ln1171_569 = sub i13 0, i13 %sext_ln1171_875"   --->   Operation 3193 'sub' 'sub_ln1171_569' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3194 [1/1] (0.00ns)   --->   "%trunc_ln717_987 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_569, i32 2, i32 12"   --->   Operation 3194 'partselect' 'trunc_ln717_987' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3195 [1/1] (0.00ns)   --->   "%trunc_ln717_988 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1986, i32 1991"   --->   Operation 3195 'partselect' 'trunc_ln717_988' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3196 [1/1] (0.00ns)   --->   "%mult_V_1993 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 1992, i32 1999" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3196 'partselect' 'mult_V_1993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3197 [1/1] (0.00ns)   --->   "%shl_ln1171_453 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1993, i1 0"   --->   Operation 3197 'bitconcatenate' 'shl_ln1171_453' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3198 [1/1] (0.00ns)   --->   "%sext_ln1171_876 = sext i9 %shl_ln1171_453"   --->   Operation 3198 'sext' 'sext_ln1171_876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3199 [1/1] (1.36ns)   --->   "%sub_ln1171_570 = sub i10 0, i10 %sext_ln1171_876"   --->   Operation 3199 'sub' 'sub_ln1171_570' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3200 [1/1] (0.00ns)   --->   "%trunc_ln717_989 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_570, i32 2, i32 9"   --->   Operation 3200 'partselect' 'trunc_ln717_989' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3201 [1/1] (0.00ns)   --->   "%trunc_ln717_990 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 1994, i32 1999"   --->   Operation 3201 'partselect' 'trunc_ln717_990' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3202 [1/1] (0.00ns)   --->   "%trunc_ln38_158 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2000, i32 2007" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3202 'partselect' 'trunc_ln38_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3203 [1/1] (0.00ns)   --->   "%sext_ln1171_877 = sext i8 %trunc_ln38_158"   --->   Operation 3203 'sext' 'sext_ln1171_877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3204 [1/1] (0.00ns)   --->   "%sext_ln1171_878 = sext i8 %trunc_ln38_158"   --->   Operation 3204 'sext' 'sext_ln1171_878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3205 [1/1] (0.00ns)   --->   "%shl_ln1171_454 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_158, i1 0"   --->   Operation 3205 'bitconcatenate' 'shl_ln1171_454' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3206 [1/1] (0.00ns)   --->   "%sext_ln1171_879 = sext i9 %shl_ln1171_454"   --->   Operation 3206 'sext' 'sext_ln1171_879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3207 [1/1] (1.36ns)   --->   "%sub_ln1171_571 = sub i10 0, i10 %sext_ln1171_879"   --->   Operation 3207 'sub' 'sub_ln1171_571' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3208 [1/1] (0.00ns)   --->   "%trunc_ln717_991 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_571, i32 2, i32 9"   --->   Operation 3208 'partselect' 'trunc_ln717_991' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3209 [1/1] (0.00ns)   --->   "%trunc_ln717_992 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 2001, i32 2007"   --->   Operation 3209 'partselect' 'trunc_ln717_992' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3210 [1/1] (1.30ns)   --->   "%sub_ln1171_572 = sub i9 0, i9 %sext_ln1171_878"   --->   Operation 3210 'sub' 'sub_ln1171_572' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3211 [1/1] (0.00ns)   --->   "%trunc_ln717_993 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_572, i32 2, i32 8"   --->   Operation 3211 'partselect' 'trunc_ln717_993' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3212 [1/1] (0.00ns)   --->   "%sext_ln1171_1426 = sext i7 %trunc_ln717_993"   --->   Operation 3212 'sext' 'sext_ln1171_1426' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3213 [1/1] (0.00ns)   --->   "%tmp_80 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_158, i2 0"   --->   Operation 3213 'bitconcatenate' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3214 [1/1] (0.00ns)   --->   "%sext_ln1171_1029 = sext i10 %tmp_80"   --->   Operation 3214 'sext' 'sext_ln1171_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3215 [1/1] (1.41ns)   --->   "%sub_ln1171_699 = sub i11 %sext_ln1171_877, i11 %sext_ln1171_1029"   --->   Operation 3215 'sub' 'sub_ln1171_699' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3216 [1/1] (0.00ns)   --->   "%trunc_ln717_994 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_699, i32 2, i32 10"   --->   Operation 3216 'partselect' 'trunc_ln717_994' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3217 [1/1] (1.41ns)   --->   "%add_ln1171_80 = add i11 %sext_ln1171_1029, i11 %sext_ln1171_877"   --->   Operation 3217 'add' 'add_ln1171_80' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3218 [1/1] (0.00ns)   --->   "%trunc_ln717_995 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_80, i32 2, i32 10"   --->   Operation 3218 'partselect' 'trunc_ln717_995' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3219 [1/1] (0.00ns)   --->   "%trunc_ln38_159 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2008, i32 2015" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3219 'partselect' 'trunc_ln38_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3220 [1/1] (0.00ns)   --->   "%sext_ln1171_881 = sext i8 %trunc_ln38_159"   --->   Operation 3220 'sext' 'sext_ln1171_881' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3221 [1/1] (0.00ns)   --->   "%sext_ln1171_882 = sext i8 %trunc_ln38_159"   --->   Operation 3221 'sext' 'sext_ln1171_882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3222 [1/1] (0.00ns)   --->   "%shl_ln1171_455 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_159, i3 0"   --->   Operation 3222 'bitconcatenate' 'shl_ln1171_455' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3223 [1/1] (0.00ns)   --->   "%sext_ln1171_883 = sext i11 %shl_ln1171_455"   --->   Operation 3223 'sext' 'sext_ln1171_883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3224 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_573 = sub i12 0, i12 %sext_ln1171_883"   --->   Operation 3224 'sub' 'sub_ln1171_573' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3225 [1/1] (0.00ns)   --->   "%shl_ln1171_456 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_159, i1 0"   --->   Operation 3225 'bitconcatenate' 'shl_ln1171_456' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3226 [1/1] (0.00ns)   --->   "%sext_ln1171_884 = sext i9 %shl_ln1171_456"   --->   Operation 3226 'sext' 'sext_ln1171_884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3227 [1/1] (0.00ns)   --->   "%sext_ln1171_885 = sext i9 %shl_ln1171_456"   --->   Operation 3227 'sext' 'sext_ln1171_885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3228 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_574 = sub i12 %sub_ln1171_573, i12 %sext_ln1171_885"   --->   Operation 3228 'sub' 'sub_ln1171_574' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3229 [1/1] (0.00ns)   --->   "%trunc_ln717_996 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_574, i32 2, i32 11"   --->   Operation 3229 'partselect' 'trunc_ln717_996' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3230 [1/1] (0.00ns)   --->   "%shl_ln1171_457 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_159, i2 0"   --->   Operation 3230 'bitconcatenate' 'shl_ln1171_457' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3231 [1/1] (0.00ns)   --->   "%sext_ln1171_886 = sext i10 %shl_ln1171_457"   --->   Operation 3231 'sext' 'sext_ln1171_886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3232 [1/1] (1.41ns)   --->   "%sub_ln1171_575 = sub i11 %sext_ln1171_886, i11 %sext_ln1171_882"   --->   Operation 3232 'sub' 'sub_ln1171_575' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3233 [1/1] (0.00ns)   --->   "%trunc_ln717_997 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_575, i32 2, i32 10"   --->   Operation 3233 'partselect' 'trunc_ln717_997' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3234 [1/1] (0.00ns)   --->   "%sext_ln1171_1429 = sext i9 %trunc_ln717_997"   --->   Operation 3234 'sext' 'sext_ln1171_1429' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3235 [1/1] (1.48ns)   --->   "%sub_ln1171_576 = sub i12 %sext_ln1171_883, i12 %sext_ln1171_885"   --->   Operation 3235 'sub' 'sub_ln1171_576' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3236 [1/1] (0.00ns)   --->   "%trunc_ln717_998 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_576, i32 2, i32 11"   --->   Operation 3236 'partselect' 'trunc_ln717_998' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3237 [1/1] (0.00ns)   --->   "%sext_ln1171_1430 = sext i10 %trunc_ln717_998"   --->   Operation 3237 'sext' 'sext_ln1171_1430' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3238 [1/1] (5.28ns)   --->   "%mul_ln1171_148 = mul i14 %sext_ln1171_881, i14 23"   --->   Operation 3238 'mul' 'mul_ln1171_148' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3239 [1/1] (0.00ns)   --->   "%trunc_ln717_999 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_148, i32 2, i32 13"   --->   Operation 3239 'partselect' 'trunc_ln717_999' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3240 [1/1] (5.28ns)   --->   "%mul_ln1171_149 = mul i14 %sext_ln1171_881, i14 16365"   --->   Operation 3240 'mul' 'mul_ln1171_149' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3241 [1/1] (0.00ns)   --->   "%trunc_ln717_1000 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_149, i32 2, i32 13"   --->   Operation 3241 'partselect' 'trunc_ln717_1000' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3242 [1/1] (1.36ns)   --->   "%sub_ln1171_577 = sub i10 0, i10 %sext_ln1171_884"   --->   Operation 3242 'sub' 'sub_ln1171_577' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3243 [1/1] (0.00ns)   --->   "%trunc_ln717_1001 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_577, i32 2, i32 9"   --->   Operation 3243 'partselect' 'trunc_ln717_1001' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3244 [1/1] (0.00ns)   --->   "%mult_V_2018 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2016, i32 2023" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3244 'partselect' 'mult_V_2018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3245 [1/1] (0.00ns)   --->   "%sext_ln1171_887 = sext i8 %mult_V_2018"   --->   Operation 3245 'sext' 'sext_ln1171_887' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3246 [1/1] (0.00ns)   --->   "%sext_ln1171_888 = sext i8 %mult_V_2018"   --->   Operation 3246 'sext' 'sext_ln1171_888' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3247 [1/1] (1.30ns)   --->   "%sub_ln1171_578 = sub i9 0, i9 %sext_ln1171_888"   --->   Operation 3247 'sub' 'sub_ln1171_578' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3248 [1/1] (0.00ns)   --->   "%trunc_ln717_1002 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_578, i32 2, i32 8"   --->   Operation 3248 'partselect' 'trunc_ln717_1002' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3249 [1/1] (0.00ns)   --->   "%shl_ln1171_458 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_2018, i2 0"   --->   Operation 3249 'bitconcatenate' 'shl_ln1171_458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3250 [1/1] (0.00ns)   --->   "%sext_ln1171_889 = sext i10 %shl_ln1171_458"   --->   Operation 3250 'sext' 'sext_ln1171_889' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3251 [1/1] (1.41ns)   --->   "%add_ln1171_81 = add i11 %sext_ln1171_889, i11 %sext_ln1171_887"   --->   Operation 3251 'add' 'add_ln1171_81' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3252 [1/1] (0.00ns)   --->   "%trunc_ln717_1003 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_81, i32 2, i32 10"   --->   Operation 3252 'partselect' 'trunc_ln717_1003' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3253 [1/1] (0.00ns)   --->   "%sext_ln42_57 = sext i9 %trunc_ln717_1003" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3253 'sext' 'sext_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3254 [1/1] (1.41ns)   --->   "%sub_ln1171_579 = sub i11 %sext_ln1171_889, i11 %sext_ln1171_887"   --->   Operation 3254 'sub' 'sub_ln1171_579' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3255 [1/1] (0.00ns)   --->   "%trunc_ln717_1004 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_579, i32 2, i32 10"   --->   Operation 3255 'partselect' 'trunc_ln717_1004' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3256 [1/1] (0.00ns)   --->   "%shl_ln1171_459 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_2018, i3 0"   --->   Operation 3256 'bitconcatenate' 'shl_ln1171_459' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3257 [1/1] (0.00ns)   --->   "%sext_ln1171_890 = sext i11 %shl_ln1171_459"   --->   Operation 3257 'sext' 'sext_ln1171_890' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3258 [1/1] (0.00ns)   --->   "%shl_ln1171_460 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_2018, i1 0"   --->   Operation 3258 'bitconcatenate' 'shl_ln1171_460' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3259 [1/1] (0.00ns)   --->   "%sext_ln1171_891 = sext i9 %shl_ln1171_460"   --->   Operation 3259 'sext' 'sext_ln1171_891' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3260 [1/1] (1.48ns)   --->   "%sub_ln1171_580 = sub i12 %sext_ln1171_891, i12 %sext_ln1171_890"   --->   Operation 3260 'sub' 'sub_ln1171_580' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3261 [1/1] (0.00ns)   --->   "%trunc_ln717_1005 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_580, i32 2, i32 11"   --->   Operation 3261 'partselect' 'trunc_ln717_1005' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3262 [1/1] (0.00ns)   --->   "%trunc_ln38_160 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2024, i32 2031" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3262 'partselect' 'trunc_ln38_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3263 [1/1] (0.00ns)   --->   "%sext_ln1171_892 = sext i8 %trunc_ln38_160"   --->   Operation 3263 'sext' 'sext_ln1171_892' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3264 [1/1] (0.00ns)   --->   "%sext_ln1171_893 = sext i8 %trunc_ln38_160"   --->   Operation 3264 'sext' 'sext_ln1171_893' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3265 [1/1] (0.00ns)   --->   "%shl_ln1171_461 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_160, i2 0"   --->   Operation 3265 'bitconcatenate' 'shl_ln1171_461' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3266 [1/1] (0.00ns)   --->   "%sext_ln1171_894 = sext i10 %shl_ln1171_461"   --->   Operation 3266 'sext' 'sext_ln1171_894' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3267 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_581 = sub i11 0, i11 %sext_ln1171_894"   --->   Operation 3267 'sub' 'sub_ln1171_581' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3268 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_582 = sub i11 %sub_ln1171_581, i11 %sext_ln1171_893"   --->   Operation 3268 'sub' 'sub_ln1171_582' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3269 [1/1] (0.00ns)   --->   "%trunc_ln717_1006 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_582, i32 2, i32 10"   --->   Operation 3269 'partselect' 'trunc_ln717_1006' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3270 [1/1] (1.41ns)   --->   "%sub_ln1171_583 = sub i11 %sext_ln1171_894, i11 %sext_ln1171_893"   --->   Operation 3270 'sub' 'sub_ln1171_583' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3271 [1/1] (0.00ns)   --->   "%trunc_ln717_1007 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_583, i32 2, i32 10"   --->   Operation 3271 'partselect' 'trunc_ln717_1007' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3272 [1/1] (1.41ns)   --->   "%add_ln1171_82 = add i11 %sext_ln1171_894, i11 %sext_ln1171_893"   --->   Operation 3272 'add' 'add_ln1171_82' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3273 [1/1] (0.00ns)   --->   "%trunc_ln717_1008 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_82, i32 2, i32 10"   --->   Operation 3273 'partselect' 'trunc_ln717_1008' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3274 [1/1] (0.00ns)   --->   "%sext_ln1171_1437 = sext i9 %trunc_ln717_1008"   --->   Operation 3274 'sext' 'sext_ln1171_1437' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3275 [1/1] (5.28ns)   --->   "%mul_ln1171_150 = mul i13 %sext_ln1171_892, i13 11"   --->   Operation 3275 'mul' 'mul_ln1171_150' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3276 [1/1] (0.00ns)   --->   "%trunc_ln717_1009 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_150, i32 2, i32 12"   --->   Operation 3276 'partselect' 'trunc_ln717_1009' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3277 [1/1] (0.00ns)   --->   "%shl_ln1171_462 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_160, i3 0"   --->   Operation 3277 'bitconcatenate' 'shl_ln1171_462' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3278 [1/1] (0.00ns)   --->   "%sext_ln1171_895 = sext i11 %shl_ln1171_462"   --->   Operation 3278 'sext' 'sext_ln1171_895' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_584 = sub i12 0, i12 %sext_ln1171_895"   --->   Operation 3279 'sub' 'sub_ln1171_584' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3280 [1/1] (0.00ns)   --->   "%shl_ln1171_463 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_160, i1 0"   --->   Operation 3280 'bitconcatenate' 'shl_ln1171_463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3281 [1/1] (0.00ns)   --->   "%sext_ln1171_896 = sext i9 %shl_ln1171_463"   --->   Operation 3281 'sext' 'sext_ln1171_896' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3282 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_585 = sub i12 %sub_ln1171_584, i12 %sext_ln1171_896"   --->   Operation 3282 'sub' 'sub_ln1171_585' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3283 [1/1] (0.00ns)   --->   "%trunc_ln717_1010 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_585, i32 2, i32 11"   --->   Operation 3283 'partselect' 'trunc_ln717_1010' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3284 [1/1] (0.00ns)   --->   "%trunc_ln717_1011 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2026, i32 2031"   --->   Operation 3284 'partselect' 'trunc_ln717_1011' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3285 [1/1] (0.00ns)   --->   "%trunc_ln38_161 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2032, i32 2039" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3285 'partselect' 'trunc_ln38_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3286 [1/1] (0.00ns)   --->   "%sext_ln1171_897 = sext i8 %trunc_ln38_161"   --->   Operation 3286 'sext' 'sext_ln1171_897' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3287 [1/1] (0.00ns)   --->   "%sext_ln1171_898 = sext i8 %trunc_ln38_161"   --->   Operation 3287 'sext' 'sext_ln1171_898' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3288 [1/1] (0.00ns)   --->   "%shl_ln1171_464 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_161, i3 0"   --->   Operation 3288 'bitconcatenate' 'shl_ln1171_464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3289 [1/1] (0.00ns)   --->   "%sext_ln1171_899 = sext i11 %shl_ln1171_464"   --->   Operation 3289 'sext' 'sext_ln1171_899' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3290 [1/1] (0.00ns)   --->   "%shl_ln1171_465 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_161, i1 0"   --->   Operation 3290 'bitconcatenate' 'shl_ln1171_465' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3291 [1/1] (0.00ns)   --->   "%sext_ln1171_900 = sext i9 %shl_ln1171_465"   --->   Operation 3291 'sext' 'sext_ln1171_900' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3292 [1/1] (1.48ns)   --->   "%sub_ln1171_586 = sub i12 %sext_ln1171_900, i12 %sext_ln1171_899"   --->   Operation 3292 'sub' 'sub_ln1171_586' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3293 [1/1] (0.00ns)   --->   "%trunc_ln717_1012 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_586, i32 2, i32 11"   --->   Operation 3293 'partselect' 'trunc_ln717_1012' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3294 [1/1] (0.00ns)   --->   "%shl_ln1171_466 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_161, i4 0"   --->   Operation 3294 'bitconcatenate' 'shl_ln1171_466' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3295 [1/1] (0.00ns)   --->   "%sext_ln1171_901 = sext i12 %shl_ln1171_466"   --->   Operation 3295 'sext' 'sext_ln1171_901' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3296 [1/1] (1.54ns)   --->   "%sub_ln1171_587 = sub i13 %sext_ln1171_901, i13 %sext_ln1171_897"   --->   Operation 3296 'sub' 'sub_ln1171_587' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3297 [1/1] (0.00ns)   --->   "%trunc_ln717_1013 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_587, i32 2, i32 12"   --->   Operation 3297 'partselect' 'trunc_ln717_1013' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3298 [1/1] (0.00ns)   --->   "%shl_ln1171_467 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_161, i2 0"   --->   Operation 3298 'bitconcatenate' 'shl_ln1171_467' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3299 [1/1] (0.00ns)   --->   "%sext_ln1171_902 = sext i10 %shl_ln1171_467"   --->   Operation 3299 'sext' 'sext_ln1171_902' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3300 [1/1] (0.00ns)   --->   "%sext_ln1171_903 = sext i10 %shl_ln1171_467"   --->   Operation 3300 'sext' 'sext_ln1171_903' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3301 [1/1] (1.41ns)   --->   "%sub_ln1171_588 = sub i11 %sext_ln1171_903, i11 %sext_ln1171_898"   --->   Operation 3301 'sub' 'sub_ln1171_588' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3302 [1/1] (0.00ns)   --->   "%trunc_ln717_1014 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_588, i32 2, i32 10"   --->   Operation 3302 'partselect' 'trunc_ln717_1014' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3303 [1/1] (0.00ns)   --->   "%sext_ln1171_1441 = sext i9 %trunc_ln717_1014"   --->   Operation 3303 'sext' 'sext_ln1171_1441' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3304 [1/1] (1.54ns)   --->   "%sub_ln1171_589 = sub i13 %sext_ln1171_901, i13 %sext_ln1171_902"   --->   Operation 3304 'sub' 'sub_ln1171_589' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3305 [1/1] (0.00ns)   --->   "%trunc_ln717_1015 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_589, i32 2, i32 12"   --->   Operation 3305 'partselect' 'trunc_ln717_1015' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3306 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_590 = sub i11 0, i11 %sext_ln1171_903"   --->   Operation 3306 'sub' 'sub_ln1171_590' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3307 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_591 = sub i11 %sub_ln1171_590, i11 %sext_ln1171_898"   --->   Operation 3307 'sub' 'sub_ln1171_591' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3308 [1/1] (0.00ns)   --->   "%trunc_ln717_1016 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_591, i32 2, i32 10"   --->   Operation 3308 'partselect' 'trunc_ln717_1016' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3309 [1/1] (0.00ns)   --->   "%mult_V_2041 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2040, i32 2047" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3309 'partselect' 'mult_V_2041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3310 [1/1] (0.00ns)   --->   "%sext_ln717_252 = sext i8 %mult_V_2041"   --->   Operation 3310 'sext' 'sext_ln717_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3311 [1/1] (0.00ns)   --->   "%trunc_ln717_1017 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2042, i32 2047"   --->   Operation 3311 'partselect' 'trunc_ln717_1017' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3312 [1/1] (1.30ns)   --->   "%sub_ln1171_592 = sub i9 0, i9 %sext_ln717_252"   --->   Operation 3312 'sub' 'sub_ln1171_592' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3313 [1/1] (0.00ns)   --->   "%trunc_ln717_1018 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_592, i32 2, i32 8"   --->   Operation 3313 'partselect' 'trunc_ln717_1018' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3314 [1/1] (0.00ns)   --->   "%mult_V_2054 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2048, i32 2055" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3314 'partselect' 'mult_V_2054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3315 [1/1] (0.00ns)   --->   "%sext_ln717_253 = sext i8 %mult_V_2054"   --->   Operation 3315 'sext' 'sext_ln717_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3316 [1/1] (0.00ns)   --->   "%sext_ln717_254 = sext i8 %mult_V_2054"   --->   Operation 3316 'sext' 'sext_ln717_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3317 [1/1] (0.00ns)   --->   "%shl_ln717_20 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_2054, i1 0"   --->   Operation 3317 'bitconcatenate' 'shl_ln717_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3318 [1/1] (0.00ns)   --->   "%shl_ln1171_468 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_2054, i2 0"   --->   Operation 3318 'bitconcatenate' 'shl_ln1171_468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3319 [1/1] (0.00ns)   --->   "%sext_ln1171_905 = sext i10 %shl_ln1171_468"   --->   Operation 3319 'sext' 'sext_ln1171_905' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3320 [1/1] (1.41ns)   --->   "%sub_ln1171_593 = sub i11 0, i11 %sext_ln1171_905"   --->   Operation 3320 'sub' 'sub_ln1171_593' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3321 [1/1] (0.00ns)   --->   "%trunc_ln717_1019 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_593, i32 2, i32 10"   --->   Operation 3321 'partselect' 'trunc_ln717_1019' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3322 [1/1] (0.00ns)   --->   "%trunc_ln717_1020 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 2049, i32 2055"   --->   Operation 3322 'partselect' 'trunc_ln717_1020' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3323 [1/1] (1.41ns)   --->   "%sub_ln1171_594 = sub i11 %sext_ln1171_905, i11 %sext_ln717_253"   --->   Operation 3323 'sub' 'sub_ln1171_594' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3324 [1/1] (0.00ns)   --->   "%trunc_ln717_1021 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_594, i32 2, i32 10"   --->   Operation 3324 'partselect' 'trunc_ln717_1021' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3325 [1/1] (0.00ns)   --->   "%sext_ln1171_1444 = sext i9 %trunc_ln717_1021"   --->   Operation 3325 'sext' 'sext_ln1171_1444' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3326 [1/1] (0.00ns)   --->   "%shl_ln1171_469 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_2054, i3 0"   --->   Operation 3326 'bitconcatenate' 'shl_ln1171_469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3327 [1/1] (0.00ns)   --->   "%sext_ln1171_906 = sext i11 %shl_ln1171_469"   --->   Operation 3327 'sext' 'sext_ln1171_906' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3328 [1/1] (0.00ns)   --->   "%sext_ln1171_907 = sext i9 %shl_ln717_20"   --->   Operation 3328 'sext' 'sext_ln1171_907' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3329 [1/1] (1.48ns)   --->   "%sub_ln1171_595 = sub i12 %sext_ln1171_906, i12 %sext_ln1171_907"   --->   Operation 3329 'sub' 'sub_ln1171_595' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3330 [1/1] (0.00ns)   --->   "%trunc_ln717_1022 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_595, i32 2, i32 11"   --->   Operation 3330 'partselect' 'trunc_ln717_1022' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3331 [1/1] (0.00ns)   --->   "%mult_V_2056 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2056, i32 2063" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3331 'partselect' 'mult_V_2056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3332 [1/1] (0.00ns)   --->   "%sext_ln42_25 = sext i8 %mult_V_2056" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3332 'sext' 'sext_ln42_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3333 [1/1] (0.00ns)   --->   "%shl_ln1171_470 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_2056, i3 0"   --->   Operation 3333 'bitconcatenate' 'shl_ln1171_470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3334 [1/1] (0.00ns)   --->   "%sext_ln1171_908 = sext i11 %shl_ln1171_470"   --->   Operation 3334 'sext' 'sext_ln1171_908' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3335 [1/1] (0.00ns)   --->   "%shl_ln1171_471 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_2056, i1 0"   --->   Operation 3335 'bitconcatenate' 'shl_ln1171_471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3336 [1/1] (0.00ns)   --->   "%sext_ln1171_909 = sext i9 %shl_ln1171_471"   --->   Operation 3336 'sext' 'sext_ln1171_909' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3337 [1/1] (1.48ns)   --->   "%sub_ln1171_596 = sub i12 %sext_ln1171_909, i12 %sext_ln1171_908"   --->   Operation 3337 'sub' 'sub_ln1171_596' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3338 [1/1] (0.00ns)   --->   "%trunc_ln717_1023 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_596, i32 2, i32 11"   --->   Operation 3338 'partselect' 'trunc_ln717_1023' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3339 [1/1] (0.00ns)   --->   "%sext_ln1171_1445 = sext i10 %trunc_ln717_1023"   --->   Operation 3339 'sext' 'sext_ln1171_1445' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3340 [1/1] (0.00ns)   --->   "%tmp_81 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_2056, i2 0"   --->   Operation 3340 'bitconcatenate' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3341 [1/1] (0.00ns)   --->   "%sext_ln1171_1030 = sext i10 %tmp_81"   --->   Operation 3341 'sext' 'sext_ln1171_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3342 [1/1] (1.41ns)   --->   "%sub_ln1171_700 = sub i11 %sext_ln42_25, i11 %sext_ln1171_1030"   --->   Operation 3342 'sub' 'sub_ln1171_700' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3343 [1/1] (0.00ns)   --->   "%trunc_ln717_1024 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_700, i32 2, i32 10"   --->   Operation 3343 'partselect' 'trunc_ln717_1024' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3344 [1/1] (1.41ns)   --->   "%sub_ln1171_597 = sub i11 %sext_ln1171_1030, i11 %sext_ln42_25"   --->   Operation 3344 'sub' 'sub_ln1171_597' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3345 [1/1] (0.00ns)   --->   "%trunc_ln717_1025 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_597, i32 2, i32 10"   --->   Operation 3345 'partselect' 'trunc_ln717_1025' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3346 [1/1] (0.00ns)   --->   "%trunc_ln38_162 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2064, i32 2071" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3346 'partselect' 'trunc_ln38_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3347 [1/1] (0.00ns)   --->   "%sext_ln717_256 = sext i8 %trunc_ln38_162"   --->   Operation 3347 'sext' 'sext_ln717_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3348 [1/1] (0.00ns)   --->   "%trunc_ln717_1026 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2066, i32 2071"   --->   Operation 3348 'partselect' 'trunc_ln717_1026' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3349 [1/1] (1.30ns)   --->   "%sub_ln1171_598 = sub i9 0, i9 %sext_ln717_256"   --->   Operation 3349 'sub' 'sub_ln1171_598' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3350 [1/1] (0.00ns)   --->   "%trunc_ln717_1027 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_598, i32 2, i32 8"   --->   Operation 3350 'partselect' 'trunc_ln717_1027' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3351 [1/1] (0.00ns)   --->   "%sext_ln1171_1447 = sext i7 %trunc_ln717_1027"   --->   Operation 3351 'sext' 'sext_ln1171_1447' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3352 [1/1] (0.00ns)   --->   "%shl_ln1171_472 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_162, i1 0"   --->   Operation 3352 'bitconcatenate' 'shl_ln1171_472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3353 [1/1] (0.00ns)   --->   "%sext_ln1171_911 = sext i9 %shl_ln1171_472"   --->   Operation 3353 'sext' 'sext_ln1171_911' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3354 [1/1] (1.36ns)   --->   "%sub_ln1171_599 = sub i10 0, i10 %sext_ln1171_911"   --->   Operation 3354 'sub' 'sub_ln1171_599' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3355 [1/1] (0.00ns)   --->   "%trunc_ln717_1028 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_599, i32 2, i32 9"   --->   Operation 3355 'partselect' 'trunc_ln717_1028' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3356 [1/1] (0.00ns)   --->   "%trunc_ln38_163 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2080, i32 2087" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3356 'partselect' 'trunc_ln38_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3357 [1/1] (0.00ns)   --->   "%sext_ln1171_913 = sext i8 %trunc_ln38_163"   --->   Operation 3357 'sext' 'sext_ln1171_913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3358 [1/1] (0.00ns)   --->   "%tmp_82 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_163, i3 0"   --->   Operation 3358 'bitconcatenate' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3359 [1/1] (0.00ns)   --->   "%sext_ln1171_1031 = sext i11 %tmp_82"   --->   Operation 3359 'sext' 'sext_ln1171_1031' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3360 [1/1] (1.48ns)   --->   "%sub_ln1171_701 = sub i12 %sext_ln1171_913, i12 %sext_ln1171_1031"   --->   Operation 3360 'sub' 'sub_ln1171_701' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3361 [1/1] (0.00ns)   --->   "%trunc_ln717_1029 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_701, i32 2, i32 11"   --->   Operation 3361 'partselect' 'trunc_ln717_1029' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3362 [1/1] (0.00ns)   --->   "%shl_ln717_21 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_163, i1 0"   --->   Operation 3362 'bitconcatenate' 'shl_ln717_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3363 [1/1] (0.00ns)   --->   "%sext_ln1171_1448 = sext i9 %shl_ln717_21"   --->   Operation 3363 'sext' 'sext_ln1171_1448' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3364 [1/1] (0.00ns)   --->   "%sext_ln1171_915 = sext i9 %shl_ln717_21"   --->   Operation 3364 'sext' 'sext_ln1171_915' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3365 [1/1] (1.36ns)   --->   "%sub_ln1171_600 = sub i10 0, i10 %sext_ln1171_915"   --->   Operation 3365 'sub' 'sub_ln1171_600' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3366 [1/1] (0.00ns)   --->   "%trunc_ln717_1030 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_600, i32 2, i32 9"   --->   Operation 3366 'partselect' 'trunc_ln717_1030' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3367 [1/1] (0.00ns)   --->   "%sext_ln1171_1449 = sext i8 %trunc_ln717_1030"   --->   Operation 3367 'sext' 'sext_ln1171_1449' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3368 [1/1] (0.00ns)   --->   "%trunc_ln38_164 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2088, i32 2095" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3368 'partselect' 'trunc_ln38_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3369 [1/1] (0.00ns)   --->   "%sext_ln1171_917 = sext i8 %trunc_ln38_164"   --->   Operation 3369 'sext' 'sext_ln1171_917' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3370 [1/1] (0.00ns)   --->   "%sext_ln1171_918 = sext i8 %trunc_ln38_164"   --->   Operation 3370 'sext' 'sext_ln1171_918' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3371 [1/1] (0.00ns)   --->   "%sext_ln1171_919 = sext i8 %trunc_ln38_164"   --->   Operation 3371 'sext' 'sext_ln1171_919' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3372 [1/1] (0.00ns)   --->   "%shl_ln1171_474 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_164, i4 0"   --->   Operation 3372 'bitconcatenate' 'shl_ln1171_474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3373 [1/1] (0.00ns)   --->   "%sext_ln1171_920 = sext i12 %shl_ln1171_474"   --->   Operation 3373 'sext' 'sext_ln1171_920' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3374 [1/1] (0.00ns)   --->   "%shl_ln1171_475 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_164, i2 0"   --->   Operation 3374 'bitconcatenate' 'shl_ln1171_475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3375 [1/1] (0.00ns)   --->   "%sext_ln1171_921 = sext i10 %shl_ln1171_475"   --->   Operation 3375 'sext' 'sext_ln1171_921' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3376 [1/1] (1.54ns)   --->   "%sub_ln1171_601 = sub i13 %sext_ln1171_921, i13 %sext_ln1171_920"   --->   Operation 3376 'sub' 'sub_ln1171_601' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3377 [1/1] (0.00ns)   --->   "%trunc_ln717_1032 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_601, i32 2, i32 12"   --->   Operation 3377 'partselect' 'trunc_ln717_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3378 [1/1] (0.00ns)   --->   "%shl_ln1171_476 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_164, i3 0"   --->   Operation 3378 'bitconcatenate' 'shl_ln1171_476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3379 [1/1] (0.00ns)   --->   "%sext_ln1171_922 = sext i11 %shl_ln1171_476"   --->   Operation 3379 'sext' 'sext_ln1171_922' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3380 [1/1] (1.48ns)   --->   "%sub_ln1171_602 = sub i12 %sext_ln1171_922, i12 %sext_ln1171_919"   --->   Operation 3380 'sub' 'sub_ln1171_602' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3381 [1/1] (0.00ns)   --->   "%trunc_ln717_1033 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_602, i32 2, i32 11"   --->   Operation 3381 'partselect' 'trunc_ln717_1033' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3382 [1/1] (0.00ns)   --->   "%sext_ln1171_1451 = sext i10 %trunc_ln717_1033"   --->   Operation 3382 'sext' 'sext_ln1171_1451' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3383 [1/1] (1.48ns)   --->   "%add_ln1171_84 = add i12 %sext_ln1171_922, i12 %sext_ln1171_919"   --->   Operation 3383 'add' 'add_ln1171_84' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3384 [1/1] (0.00ns)   --->   "%trunc_ln717_1034 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_84, i32 2, i32 11"   --->   Operation 3384 'partselect' 'trunc_ln717_1034' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3385 [1/1] (5.28ns)   --->   "%mul_ln1171_151 = mul i15 %sext_ln1171_918, i15 35"   --->   Operation 3385 'mul' 'mul_ln1171_151' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3386 [1/1] (0.00ns)   --->   "%trunc_ln717_1035 = partselect i13 @_ssdm_op_PartSelect.i13.i15.i32.i32, i15 %mul_ln1171_151, i32 2, i32 14"   --->   Operation 3386 'partselect' 'trunc_ln717_1035' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3387 [1/1] (5.28ns)   --->   "%mul_ln1171_152 = mul i14 %sext_ln1171_917, i14 16362"   --->   Operation 3387 'mul' 'mul_ln1171_152' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3388 [1/1] (0.00ns)   --->   "%trunc_ln717_1036 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_152, i32 2, i32 13"   --->   Operation 3388 'partselect' 'trunc_ln717_1036' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3389 [1/1] (0.00ns)   --->   "%shl_ln1171_477 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_164, i1 0"   --->   Operation 3389 'bitconcatenate' 'shl_ln1171_477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3390 [1/1] (0.00ns)   --->   "%sext_ln1171_923 = sext i9 %shl_ln1171_477"   --->   Operation 3390 'sext' 'sext_ln1171_923' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3391 [1/1] (1.36ns)   --->   "%sub_ln1171_603 = sub i10 0, i10 %sext_ln1171_923"   --->   Operation 3391 'sub' 'sub_ln1171_603' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3392 [1/1] (0.00ns)   --->   "%trunc_ln717_1037 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_603, i32 2, i32 9"   --->   Operation 3392 'partselect' 'trunc_ln717_1037' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3393 [1/1] (0.00ns)   --->   "%trunc_ln38_165 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2096, i32 2103" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3393 'partselect' 'trunc_ln38_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3394 [1/1] (0.00ns)   --->   "%sext_ln1171_924 = sext i8 %trunc_ln38_165"   --->   Operation 3394 'sext' 'sext_ln1171_924' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3395 [1/1] (0.00ns)   --->   "%sext_ln1171_925 = sext i8 %trunc_ln38_165"   --->   Operation 3395 'sext' 'sext_ln1171_925' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3396 [1/1] (0.00ns)   --->   "%sext_ln1171_926 = sext i8 %trunc_ln38_165"   --->   Operation 3396 'sext' 'sext_ln1171_926' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3397 [1/1] (5.28ns)   --->   "%mul_ln1171_153 = mul i13 %sext_ln1171_926, i13 11"   --->   Operation 3397 'mul' 'mul_ln1171_153' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3398 [1/1] (0.00ns)   --->   "%trunc_ln717_1038 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_153, i32 2, i32 12"   --->   Operation 3398 'partselect' 'trunc_ln717_1038' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3399 [1/1] (0.00ns)   --->   "%shl_ln1171_478 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_165, i2 0"   --->   Operation 3399 'bitconcatenate' 'shl_ln1171_478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3400 [1/1] (0.00ns)   --->   "%sext_ln1171_927 = sext i10 %shl_ln1171_478"   --->   Operation 3400 'sext' 'sext_ln1171_927' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3401 [1/1] (1.41ns)   --->   "%add_ln1171_85 = add i11 %sext_ln1171_927, i11 %sext_ln1171_925"   --->   Operation 3401 'add' 'add_ln1171_85' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3402 [1/1] (0.00ns)   --->   "%trunc_ln717_1039 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_85, i32 2, i32 10"   --->   Operation 3402 'partselect' 'trunc_ln717_1039' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3403 [1/1] (0.00ns)   --->   "%sext_ln717_260 = sext i9 %trunc_ln717_1039"   --->   Operation 3403 'sext' 'sext_ln717_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3404 [1/1] (0.00ns)   --->   "%trunc_ln717_1040 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2098, i32 2103"   --->   Operation 3404 'partselect' 'trunc_ln717_1040' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3405 [1/1] (0.00ns)   --->   "%shl_ln1171_479 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_165, i1 0"   --->   Operation 3405 'bitconcatenate' 'shl_ln1171_479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3406 [1/1] (0.00ns)   --->   "%sext_ln1171_928 = sext i9 %shl_ln1171_479"   --->   Operation 3406 'sext' 'sext_ln1171_928' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3407 [1/1] (1.36ns)   --->   "%sub_ln1171_604 = sub i10 0, i10 %sext_ln1171_928"   --->   Operation 3407 'sub' 'sub_ln1171_604' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3408 [1/1] (0.00ns)   --->   "%trunc_ln717_1041 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_604, i32 2, i32 9"   --->   Operation 3408 'partselect' 'trunc_ln717_1041' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3409 [1/1] (0.00ns)   --->   "%shl_ln1171_480 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_165, i3 0"   --->   Operation 3409 'bitconcatenate' 'shl_ln1171_480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3410 [1/1] (0.00ns)   --->   "%sext_ln1171_929 = sext i11 %shl_ln1171_480"   --->   Operation 3410 'sext' 'sext_ln1171_929' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3411 [1/1] (1.48ns)   --->   "%sub_ln1171_605 = sub i12 %sext_ln1171_929, i12 %sext_ln1171_924"   --->   Operation 3411 'sub' 'sub_ln1171_605' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3412 [1/1] (0.00ns)   --->   "%trunc_ln717_1042 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_605, i32 2, i32 11"   --->   Operation 3412 'partselect' 'trunc_ln717_1042' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3413 [1/1] (0.00ns)   --->   "%sext_ln38_153 = sext i10 %trunc_ln717_1042" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3413 'sext' 'sext_ln38_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3414 [1/1] (0.00ns)   --->   "%trunc_ln38_166 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2104, i32 2111" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3414 'partselect' 'trunc_ln38_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3415 [1/1] (0.00ns)   --->   "%sext_ln1171_930 = sext i8 %trunc_ln38_166"   --->   Operation 3415 'sext' 'sext_ln1171_930' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3416 [1/1] (0.00ns)   --->   "%sext_ln1171_931 = sext i8 %trunc_ln38_166"   --->   Operation 3416 'sext' 'sext_ln1171_931' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3417 [1/1] (1.30ns)   --->   "%sub_ln1171_606 = sub i9 0, i9 %sext_ln1171_931"   --->   Operation 3417 'sub' 'sub_ln1171_606' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3418 [1/1] (0.00ns)   --->   "%trunc_ln717_1043 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_606, i32 2, i32 8"   --->   Operation 3418 'partselect' 'trunc_ln717_1043' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3419 [1/1] (0.00ns)   --->   "%shl_ln1171_481 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_166, i2 0"   --->   Operation 3419 'bitconcatenate' 'shl_ln1171_481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3420 [1/1] (0.00ns)   --->   "%sext_ln1171_932 = sext i10 %shl_ln1171_481"   --->   Operation 3420 'sext' 'sext_ln1171_932' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3421 [1/1] (1.41ns)   --->   "%add_ln1171_86 = add i11 %sext_ln1171_932, i11 %sext_ln1171_930"   --->   Operation 3421 'add' 'add_ln1171_86' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3422 [1/1] (0.00ns)   --->   "%trunc_ln717_1044 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_86, i32 2, i32 10"   --->   Operation 3422 'partselect' 'trunc_ln717_1044' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3423 [1/1] (0.00ns)   --->   "%sext_ln1171_1458 = sext i9 %trunc_ln717_1044"   --->   Operation 3423 'sext' 'sext_ln1171_1458' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3424 [1/1] (0.00ns)   --->   "%shl_ln1171_482 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_166, i3 0"   --->   Operation 3424 'bitconcatenate' 'shl_ln1171_482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3425 [1/1] (0.00ns)   --->   "%sext_ln1171_934 = sext i11 %shl_ln1171_482"   --->   Operation 3425 'sext' 'sext_ln1171_934' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3426 [1/1] (1.48ns)   --->   "%sub_ln1171_607 = sub i12 0, i12 %sext_ln1171_934"   --->   Operation 3426 'sub' 'sub_ln1171_607' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3427 [1/1] (0.00ns)   --->   "%trunc_ln717_1045 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_607, i32 2, i32 11"   --->   Operation 3427 'partselect' 'trunc_ln717_1045' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3428 [1/1] (0.00ns)   --->   "%sext_ln38_154 = sext i10 %trunc_ln717_1045" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3428 'sext' 'sext_ln38_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3429 [1/1] (0.00ns)   --->   "%trunc_ln38_167 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2112, i32 2119" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3429 'partselect' 'trunc_ln38_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3430 [1/1] (0.00ns)   --->   "%sext_ln1171_935 = sext i8 %trunc_ln38_167"   --->   Operation 3430 'sext' 'sext_ln1171_935' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3431 [1/1] (0.00ns)   --->   "%sext_ln1171_936 = sext i8 %trunc_ln38_167"   --->   Operation 3431 'sext' 'sext_ln1171_936' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3432 [1/1] (0.00ns)   --->   "%sext_ln1171_937 = sext i8 %trunc_ln38_167"   --->   Operation 3432 'sext' 'sext_ln1171_937' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3433 [1/1] (1.30ns)   --->   "%sub_ln1171_608 = sub i9 0, i9 %sext_ln1171_937"   --->   Operation 3433 'sub' 'sub_ln1171_608' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3434 [1/1] (0.00ns)   --->   "%trunc_ln717_1046 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_608, i32 2, i32 8"   --->   Operation 3434 'partselect' 'trunc_ln717_1046' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3435 [1/1] (0.00ns)   --->   "%shl_ln1171_483 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_167, i3 0"   --->   Operation 3435 'bitconcatenate' 'shl_ln1171_483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3436 [1/1] (0.00ns)   --->   "%sext_ln1171_938 = sext i11 %shl_ln1171_483"   --->   Operation 3436 'sext' 'sext_ln1171_938' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3437 [1/1] (1.48ns)   --->   "%sub_ln1171_609 = sub i12 %sext_ln1171_938, i12 %sext_ln1171_935"   --->   Operation 3437 'sub' 'sub_ln1171_609' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3438 [1/1] (0.00ns)   --->   "%trunc_ln717_1047 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_609, i32 2, i32 11"   --->   Operation 3438 'partselect' 'trunc_ln717_1047' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3439 [1/1] (0.00ns)   --->   "%shl_ln1171_484 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_167, i2 0"   --->   Operation 3439 'bitconcatenate' 'shl_ln1171_484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3440 [1/1] (0.00ns)   --->   "%sext_ln1171_939 = sext i10 %shl_ln1171_484"   --->   Operation 3440 'sext' 'sext_ln1171_939' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3441 [1/1] (1.41ns)   --->   "%sub_ln1171_610 = sub i11 %sext_ln1171_939, i11 %sext_ln1171_936"   --->   Operation 3441 'sub' 'sub_ln1171_610' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3442 [1/1] (0.00ns)   --->   "%trunc_ln717_1048 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_610, i32 2, i32 10"   --->   Operation 3442 'partselect' 'trunc_ln717_1048' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3443 [1/1] (0.00ns)   --->   "%sext_ln717_262 = sext i9 %trunc_ln717_1048"   --->   Operation 3443 'sext' 'sext_ln717_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3444 [1/1] (0.00ns)   --->   "%trunc_ln717_1049 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2114, i32 2119"   --->   Operation 3444 'partselect' 'trunc_ln717_1049' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3445 [1/1] (0.00ns)   --->   "%mult_V_2122 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2120, i32 2127" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3445 'partselect' 'mult_V_2122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3446 [1/1] (0.00ns)   --->   "%sext_ln1171_940 = sext i8 %mult_V_2122"   --->   Operation 3446 'sext' 'sext_ln1171_940' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3447 [1/1] (0.00ns)   --->   "%trunc_ln717_1051 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2122, i32 2127"   --->   Operation 3447 'partselect' 'trunc_ln717_1051' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3448 [1/1] (0.00ns)   --->   "%tmp_83 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_2122, i2 0"   --->   Operation 3448 'bitconcatenate' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3449 [1/1] (0.00ns)   --->   "%sext_ln1171_1032 = sext i10 %tmp_83"   --->   Operation 3449 'sext' 'sext_ln1171_1032' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3450 [1/1] (1.41ns)   --->   "%sub_ln1171_702 = sub i11 %sext_ln1171_940, i11 %sext_ln1171_1032"   --->   Operation 3450 'sub' 'sub_ln1171_702' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3451 [1/1] (0.00ns)   --->   "%trunc_ln717_1052 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_702, i32 2, i32 10"   --->   Operation 3451 'partselect' 'trunc_ln717_1052' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3452 [1/1] (0.00ns)   --->   "%sext_ln717_264 = sext i9 %trunc_ln717_1052"   --->   Operation 3452 'sext' 'sext_ln717_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3453 [1/1] (0.00ns)   --->   "%sext_ln717_265 = sext i8 %mult_V_2122"   --->   Operation 3453 'sext' 'sext_ln717_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3454 [1/1] (0.00ns)   --->   "%trunc_ln38_168 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2128, i32 2135" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3454 'partselect' 'trunc_ln38_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3455 [1/1] (0.00ns)   --->   "%sext_ln1171_943 = sext i8 %trunc_ln38_168"   --->   Operation 3455 'sext' 'sext_ln1171_943' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3456 [1/1] (0.00ns)   --->   "%sext_ln1171_944 = sext i8 %trunc_ln38_168"   --->   Operation 3456 'sext' 'sext_ln1171_944' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3457 [1/1] (0.00ns)   --->   "%sext_ln1171_945 = sext i8 %trunc_ln38_168"   --->   Operation 3457 'sext' 'sext_ln1171_945' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3458 [1/1] (0.00ns)   --->   "%sext_ln1171_946 = sext i8 %trunc_ln38_168"   --->   Operation 3458 'sext' 'sext_ln1171_946' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3459 [1/1] (5.28ns)   --->   "%mul_ln1171_154 = mul i13 %sext_ln1171_946, i13 11"   --->   Operation 3459 'mul' 'mul_ln1171_154' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3460 [1/1] (0.00ns)   --->   "%trunc_ln717_1053 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %mul_ln1171_154, i32 2, i32 12"   --->   Operation 3460 'partselect' 'trunc_ln717_1053' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3461 [1/1] (0.00ns)   --->   "%shl_ln1171_486 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_168, i2 0"   --->   Operation 3461 'bitconcatenate' 'shl_ln1171_486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3462 [1/1] (0.00ns)   --->   "%sext_ln1171_947 = sext i10 %shl_ln1171_486"   --->   Operation 3462 'sext' 'sext_ln1171_947' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3463 [1/1] (1.41ns)   --->   "%sub_ln1171_611 = sub i11 0, i11 %sext_ln1171_947"   --->   Operation 3463 'sub' 'sub_ln1171_611' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3464 [1/1] (0.00ns)   --->   "%trunc_ln717_1054 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_611, i32 2, i32 10"   --->   Operation 3464 'partselect' 'trunc_ln717_1054' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3465 [1/1] (1.41ns)   --->   "%add_ln1171_88 = add i11 %sext_ln1171_947, i11 %sext_ln1171_945"   --->   Operation 3465 'add' 'add_ln1171_88' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3466 [1/1] (0.00ns)   --->   "%trunc_ln717_1055 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_88, i32 2, i32 10"   --->   Operation 3466 'partselect' 'trunc_ln717_1055' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3467 [1/1] (0.00ns)   --->   "%shl_ln1171_487 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_168, i3 0"   --->   Operation 3467 'bitconcatenate' 'shl_ln1171_487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3468 [1/1] (0.00ns)   --->   "%sext_ln1171_948 = sext i11 %shl_ln1171_487"   --->   Operation 3468 'sext' 'sext_ln1171_948' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3469 [1/1] (1.48ns)   --->   "%add_ln1171_89 = add i12 %sext_ln1171_948, i12 %sext_ln1171_944"   --->   Operation 3469 'add' 'add_ln1171_89' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3470 [1/1] (0.00ns)   --->   "%trunc_ln717_1056 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_89, i32 2, i32 11"   --->   Operation 3470 'partselect' 'trunc_ln717_1056' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3471 [1/1] (0.00ns)   --->   "%sext_ln1171_1464 = sext i10 %trunc_ln717_1056"   --->   Operation 3471 'sext' 'sext_ln1171_1464' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3472 [1/1] (5.28ns)   --->   "%mul_ln1171_155 = mul i14 %sext_ln1171_943, i14 19"   --->   Operation 3472 'mul' 'mul_ln1171_155' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3473 [1/1] (0.00ns)   --->   "%trunc_ln717_1057 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_155, i32 2, i32 13"   --->   Operation 3473 'partselect' 'trunc_ln717_1057' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3474 [1/1] (0.00ns)   --->   "%trunc_ln717_1058 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 2129, i32 2135"   --->   Operation 3474 'partselect' 'trunc_ln717_1058' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3475 [1/1] (0.00ns)   --->   "%trunc_ln38_169 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2136, i32 2143" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3475 'partselect' 'trunc_ln38_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3476 [1/1] (0.00ns)   --->   "%sext_ln1171_949 = sext i8 %trunc_ln38_169"   --->   Operation 3476 'sext' 'sext_ln1171_949' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3477 [1/1] (0.00ns)   --->   "%shl_ln1171_488 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_169, i3 0"   --->   Operation 3477 'bitconcatenate' 'shl_ln1171_488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3478 [1/1] (0.00ns)   --->   "%sext_ln1171_950 = sext i11 %shl_ln1171_488"   --->   Operation 3478 'sext' 'sext_ln1171_950' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3479 [1/1] (0.00ns)   --->   "%shl_ln1171_489 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_169, i1 0"   --->   Operation 3479 'bitconcatenate' 'shl_ln1171_489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3480 [1/1] (0.00ns)   --->   "%sext_ln1171_951 = sext i9 %shl_ln1171_489"   --->   Operation 3480 'sext' 'sext_ln1171_951' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3481 [1/1] (1.48ns)   --->   "%sub_ln1171_612 = sub i12 %sext_ln1171_950, i12 %sext_ln1171_951"   --->   Operation 3481 'sub' 'sub_ln1171_612' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3482 [1/1] (0.00ns)   --->   "%trunc_ln717_1059 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_612, i32 2, i32 11"   --->   Operation 3482 'partselect' 'trunc_ln717_1059' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3483 [1/1] (0.00ns)   --->   "%trunc_ln717_1060 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2138, i32 2143"   --->   Operation 3483 'partselect' 'trunc_ln717_1060' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3484 [1/1] (0.00ns)   --->   "%shl_ln1171_490 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_169, i2 0"   --->   Operation 3484 'bitconcatenate' 'shl_ln1171_490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3485 [1/1] (0.00ns)   --->   "%sext_ln1171_952 = sext i10 %shl_ln1171_490"   --->   Operation 3485 'sext' 'sext_ln1171_952' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3486 [1/1] (1.41ns)   --->   "%sub_ln1171_613 = sub i11 %sext_ln1171_952, i11 %sext_ln1171_949"   --->   Operation 3486 'sub' 'sub_ln1171_613' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3487 [1/1] (0.00ns)   --->   "%trunc_ln717_1061 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_613, i32 2, i32 10"   --->   Operation 3487 'partselect' 'trunc_ln717_1061' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3488 [1/1] (0.00ns)   --->   "%trunc_ln38_170 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2144, i32 2151" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3488 'partselect' 'trunc_ln38_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3489 [1/1] (0.00ns)   --->   "%sext_ln717_268 = sext i8 %trunc_ln38_170"   --->   Operation 3489 'sext' 'sext_ln717_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3490 [1/1] (0.00ns)   --->   "%trunc_ln717_1062 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2146, i32 2151"   --->   Operation 3490 'partselect' 'trunc_ln717_1062' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3491 [1/1] (1.30ns)   --->   "%sub_ln1171_614 = sub i9 0, i9 %sext_ln717_268"   --->   Operation 3491 'sub' 'sub_ln1171_614' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3492 [1/1] (0.00ns)   --->   "%trunc_ln717_1063 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_614, i32 2, i32 8"   --->   Operation 3492 'partselect' 'trunc_ln717_1063' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3493 [1/1] (0.00ns)   --->   "%trunc_ln38_171 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2160, i32 2167" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3493 'partselect' 'trunc_ln38_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3494 [1/1] (0.00ns)   --->   "%sext_ln717_269 = sext i8 %trunc_ln38_171"   --->   Operation 3494 'sext' 'sext_ln717_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3495 [1/1] (0.00ns)   --->   "%trunc_ln717_1064 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2162, i32 2167"   --->   Operation 3495 'partselect' 'trunc_ln717_1064' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3496 [1/1] (0.00ns)   --->   "%shl_ln1171_491 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_171, i2 0"   --->   Operation 3496 'bitconcatenate' 'shl_ln1171_491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3497 [1/1] (0.00ns)   --->   "%sext_ln1171_953 = sext i10 %shl_ln1171_491"   --->   Operation 3497 'sext' 'sext_ln1171_953' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3498 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_615 = sub i11 0, i11 %sext_ln1171_953"   --->   Operation 3498 'sub' 'sub_ln1171_615' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3499 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_616 = sub i11 %sub_ln1171_615, i11 %sext_ln717_269"   --->   Operation 3499 'sub' 'sub_ln1171_616' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3500 [1/1] (0.00ns)   --->   "%trunc_ln717_1065 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_616, i32 2, i32 10"   --->   Operation 3500 'partselect' 'trunc_ln717_1065' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3501 [1/1] (1.41ns)   --->   "%sub_ln1171_703 = sub i11 %sext_ln717_269, i11 %sext_ln1171_953"   --->   Operation 3501 'sub' 'sub_ln1171_703' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3502 [1/1] (0.00ns)   --->   "%trunc_ln717_1066 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_703, i32 2, i32 10"   --->   Operation 3502 'partselect' 'trunc_ln717_1066' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3503 [1/1] (0.00ns)   --->   "%sext_ln717_270 = sext i9 %trunc_ln717_1066"   --->   Operation 3503 'sext' 'sext_ln717_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3504 [1/1] (0.00ns)   --->   "%trunc_ln717_1067 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 2161, i32 2167"   --->   Operation 3504 'partselect' 'trunc_ln717_1067' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3505 [1/1] (0.00ns)   --->   "%shl_ln1171_492 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_171, i3 0"   --->   Operation 3505 'bitconcatenate' 'shl_ln1171_492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3506 [1/1] (0.00ns)   --->   "%sext_ln1171_954 = sext i11 %shl_ln1171_492"   --->   Operation 3506 'sext' 'sext_ln1171_954' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3507 [1/1] (0.00ns)   --->   "%shl_ln1171_493 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_171, i1 0"   --->   Operation 3507 'bitconcatenate' 'shl_ln1171_493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3508 [1/1] (0.00ns)   --->   "%sext_ln1171_955 = sext i9 %shl_ln1171_493"   --->   Operation 3508 'sext' 'sext_ln1171_955' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3509 [1/1] (1.48ns)   --->   "%add_ln1171_90 = add i12 %sext_ln1171_954, i12 %sext_ln1171_955"   --->   Operation 3509 'add' 'add_ln1171_90' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3510 [1/1] (0.00ns)   --->   "%trunc_ln717_1068 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_90, i32 2, i32 11"   --->   Operation 3510 'partselect' 'trunc_ln717_1068' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3511 [1/1] (0.00ns)   --->   "%trunc_ln38_172 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2168, i32 2175" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3511 'partselect' 'trunc_ln38_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3512 [1/1] (0.00ns)   --->   "%sext_ln1171_956 = sext i8 %trunc_ln38_172"   --->   Operation 3512 'sext' 'sext_ln1171_956' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3513 [1/1] (0.00ns)   --->   "%shl_ln1171_494 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_172, i4 0"   --->   Operation 3513 'bitconcatenate' 'shl_ln1171_494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3514 [1/1] (0.00ns)   --->   "%sext_ln1171_957 = sext i12 %shl_ln1171_494"   --->   Operation 3514 'sext' 'sext_ln1171_957' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3515 [1/1] (0.00ns)   --->   "%shl_ln1171_495 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_172, i1 0"   --->   Operation 3515 'bitconcatenate' 'shl_ln1171_495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3516 [1/1] (0.00ns)   --->   "%sext_ln1171_958 = sext i9 %shl_ln1171_495"   --->   Operation 3516 'sext' 'sext_ln1171_958' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3517 [1/1] (1.54ns)   --->   "%sub_ln1171_617 = sub i13 %sext_ln1171_958, i13 %sext_ln1171_957"   --->   Operation 3517 'sub' 'sub_ln1171_617' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3518 [1/1] (0.00ns)   --->   "%trunc_ln717_1069 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_617, i32 2, i32 12"   --->   Operation 3518 'partselect' 'trunc_ln717_1069' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3519 [1/1] (0.00ns)   --->   "%trunc_ln717_1070 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2170, i32 2175"   --->   Operation 3519 'partselect' 'trunc_ln717_1070' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3520 [1/1] (0.00ns)   --->   "%shl_ln1171_498 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_172, i2 0"   --->   Operation 3520 'bitconcatenate' 'shl_ln1171_498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3521 [1/1] (0.00ns)   --->   "%sext_ln1171_962 = sext i10 %shl_ln1171_498"   --->   Operation 3521 'sext' 'sext_ln1171_962' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3522 [1/1] (1.54ns)   --->   "%sub_ln1171_619 = sub i13 %sext_ln1171_962, i13 %sext_ln1171_957"   --->   Operation 3522 'sub' 'sub_ln1171_619' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3523 [1/1] (0.00ns)   --->   "%trunc_ln717_1072 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_619, i32 2, i32 12"   --->   Operation 3523 'partselect' 'trunc_ln717_1072' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3524 [1/1] (1.30ns)   --->   "%sub_ln1171_620 = sub i9 0, i9 %sext_ln1171_956"   --->   Operation 3524 'sub' 'sub_ln1171_620' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3525 [1/1] (0.00ns)   --->   "%trunc_ln717_1073 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_620, i32 2, i32 8"   --->   Operation 3525 'partselect' 'trunc_ln717_1073' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3526 [1/1] (0.00ns)   --->   "%trunc_ln38_173 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2176, i32 2183" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3526 'partselect' 'trunc_ln38_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3527 [1/1] (0.00ns)   --->   "%sext_ln717_273 = sext i8 %trunc_ln38_173"   --->   Operation 3527 'sext' 'sext_ln717_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3528 [1/1] (0.00ns)   --->   "%trunc_ln717_1074 = partselect i7 @_ssdm_op_PartSelect.i7.i2192.i32.i32, i2192 %p_read_22, i32 2177, i32 2183"   --->   Operation 3528 'partselect' 'trunc_ln717_1074' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3529 [1/1] (0.00ns)   --->   "%shl_ln1171_499 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_173, i1 0"   --->   Operation 3529 'bitconcatenate' 'shl_ln1171_499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3530 [1/1] (0.00ns)   --->   "%sext_ln1171_963 = sext i9 %shl_ln1171_499"   --->   Operation 3530 'sext' 'sext_ln1171_963' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3531 [1/1] (1.36ns)   --->   "%sub_ln1171_621 = sub i10 0, i10 %sext_ln1171_963"   --->   Operation 3531 'sub' 'sub_ln1171_621' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3532 [1/1] (0.00ns)   --->   "%trunc_ln717_1075 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_621, i32 2, i32 9"   --->   Operation 3532 'partselect' 'trunc_ln717_1075' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3533 [1/1] (0.00ns)   --->   "%sext_ln717_274 = sext i8 %trunc_ln717_1075"   --->   Operation 3533 'sext' 'sext_ln717_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3534 [1/1] (0.00ns)   --->   "%trunc_ln717_1076 = partselect i6 @_ssdm_op_PartSelect.i6.i2192.i32.i32, i2192 %p_read_22, i32 2178, i32 2183"   --->   Operation 3534 'partselect' 'trunc_ln717_1076' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3535 [1/1] (0.00ns)   --->   "%shl_ln1171_500 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_173, i2 0"   --->   Operation 3535 'bitconcatenate' 'shl_ln1171_500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3536 [1/1] (0.00ns)   --->   "%sext_ln1171_964 = sext i10 %shl_ln1171_500"   --->   Operation 3536 'sext' 'sext_ln1171_964' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3537 [1/1] (0.00ns)   --->   "%sext_ln1171_965 = sext i10 %shl_ln1171_500"   --->   Operation 3537 'sext' 'sext_ln1171_965' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_622 = sub i11 0, i11 %sext_ln1171_965"   --->   Operation 3538 'sub' 'sub_ln1171_622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3539 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_623 = sub i11 %sub_ln1171_622, i11 %sext_ln717_273"   --->   Operation 3539 'sub' 'sub_ln1171_623' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3540 [1/1] (0.00ns)   --->   "%trunc_ln717_1077 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_623, i32 2, i32 10"   --->   Operation 3540 'partselect' 'trunc_ln717_1077' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3541 [1/1] (0.00ns)   --->   "%shl_ln1171_501 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_173, i4 0"   --->   Operation 3541 'bitconcatenate' 'shl_ln1171_501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3542 [1/1] (0.00ns)   --->   "%sext_ln1171_966 = sext i12 %shl_ln1171_501"   --->   Operation 3542 'sext' 'sext_ln1171_966' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3543 [1/1] (1.54ns)   --->   "%sub_ln1171_624 = sub i13 %sext_ln1171_966, i13 %sext_ln1171_964"   --->   Operation 3543 'sub' 'sub_ln1171_624' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3544 [1/1] (0.00ns)   --->   "%trunc_ln717_1078 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_624, i32 2, i32 12"   --->   Operation 3544 'partselect' 'trunc_ln717_1078' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3545 [1/1] (0.00ns)   --->   "%mult_V_2190 = partselect i8 @_ssdm_op_PartSelect.i8.i2192.i32.i32, i2192 %p_read_22, i32 2184, i32 2191" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 3545 'partselect' 'mult_V_2190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3546 [1/1] (0.00ns)   --->   "%sext_ln1171_967 = sext i8 %mult_V_2190"   --->   Operation 3546 'sext' 'sext_ln1171_967' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3547 [1/1] (0.00ns)   --->   "%sext_ln1171_968 = sext i8 %mult_V_2190"   --->   Operation 3547 'sext' 'sext_ln1171_968' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3548 [1/1] (0.00ns)   --->   "%sext_ln1171_969 = sext i8 %mult_V_2190"   --->   Operation 3548 'sext' 'sext_ln1171_969' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3549 [1/1] (0.00ns)   --->   "%shl_ln1171_502 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_2190, i2 0"   --->   Operation 3549 'bitconcatenate' 'shl_ln1171_502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3550 [1/1] (0.00ns)   --->   "%sext_ln1171_970 = sext i10 %shl_ln1171_502"   --->   Operation 3550 'sext' 'sext_ln1171_970' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3551 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_625 = sub i11 0, i11 %sext_ln1171_970"   --->   Operation 3551 'sub' 'sub_ln1171_625' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3552 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%sub_ln1171_626 = sub i11 %sub_ln1171_625, i11 %sext_ln1171_969"   --->   Operation 3552 'sub' 'sub_ln1171_626' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 3553 [1/1] (0.00ns)   --->   "%trunc_ln717_1079 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_626, i32 2, i32 10"   --->   Operation 3553 'partselect' 'trunc_ln717_1079' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3554 [1/1] (0.00ns)   --->   "%shl_ln1171_503 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_2190, i1 0"   --->   Operation 3554 'bitconcatenate' 'shl_ln1171_503' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3555 [1/1] (0.00ns)   --->   "%sext_ln1171_971 = sext i9 %shl_ln1171_503"   --->   Operation 3555 'sext' 'sext_ln1171_971' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3556 [1/1] (1.36ns)   --->   "%sub_ln1171_627 = sub i10 0, i10 %sext_ln1171_971"   --->   Operation 3556 'sub' 'sub_ln1171_627' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3557 [1/1] (0.00ns)   --->   "%trunc_ln717_1080 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_627, i32 2, i32 9"   --->   Operation 3557 'partselect' 'trunc_ln717_1080' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3558 [1/1] (0.00ns)   --->   "%sext_ln1171_1470 = sext i8 %trunc_ln717_1080"   --->   Operation 3558 'sext' 'sext_ln1171_1470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3559 [1/1] (0.00ns)   --->   "%shl_ln1171_504 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_2190, i3 0"   --->   Operation 3559 'bitconcatenate' 'shl_ln1171_504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3560 [1/1] (0.00ns)   --->   "%sext_ln1171_972 = sext i11 %shl_ln1171_504"   --->   Operation 3560 'sext' 'sext_ln1171_972' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3561 [1/1] (1.48ns)   --->   "%add_ln1171_91 = add i12 %sext_ln1171_972, i12 %sext_ln1171_968"   --->   Operation 3561 'add' 'add_ln1171_91' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3562 [1/1] (0.00ns)   --->   "%trunc_ln717_1081 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_91, i32 2, i32 11"   --->   Operation 3562 'partselect' 'trunc_ln717_1081' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3563 [1/1] (5.28ns)   --->   "%mul_ln1171_156 = mul i14 %sext_ln1171_967, i14 25"   --->   Operation 3563 'mul' 'mul_ln1171_156' <Predicate = true> <Delay = 5.28> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 5.28> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3564 [1/1] (0.00ns)   --->   "%trunc_ln717_1082 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %mul_ln1171_156, i32 2, i32 13"   --->   Operation 3564 'partselect' 'trunc_ln717_1082' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3565 [1/1] (1.41ns)   --->   "%sub_ln1171_704 = sub i11 %sext_ln1171_969, i11 %sext_ln1171_970"   --->   Operation 3565 'sub' 'sub_ln1171_704' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3566 [1/1] (0.00ns)   --->   "%trunc_ln717_1083 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_704, i32 2, i32 10"   --->   Operation 3566 'partselect' 'trunc_ln717_1083' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3567 [1/1] (0.00ns)   --->   "%sext_ln42_61 = sext i9 %trunc_ln717_1083" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 3567 'sext' 'sext_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3568 [1/1] (0.00ns)   --->   "%sext_ln712 = sext i6 %trunc_ln717_80"   --->   Operation 3568 'sext' 'sext_ln712' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3569 [1/1] (0.00ns)   --->   "%sext_ln712_58 = sext i7 %trunc_ln717_83"   --->   Operation 3569 'sext' 'sext_ln712_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3570 [1/1] (0.00ns)   --->   "%sext_ln712_59 = sext i6 %trunc_ln717_102"   --->   Operation 3570 'sext' 'sext_ln712_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3571 [1/1] (0.00ns)   --->   "%sext_ln712_296 = sext i8 %mult_V_45"   --->   Operation 3571 'sext' 'sext_ln712_296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3572 [1/1] (0.00ns)   --->   "%sext_ln712_61 = sext i7 %trunc_ln717_104"   --->   Operation 3572 'sext' 'sext_ln712_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3573 [1/1] (0.00ns)   --->   "%sext_ln712_62 = sext i7 %trunc_ln717_118"   --->   Operation 3573 'sext' 'sext_ln712_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3574 [1/1] (0.00ns)   --->   "%sext_ln712_63 = sext i7 %trunc_ln717_121"   --->   Operation 3574 'sext' 'sext_ln712_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3575 [1/1] (0.00ns)   --->   "%sext_ln712_64 = sext i6 %trunc_ln717_122"   --->   Operation 3575 'sext' 'sext_ln712_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3576 [1/1] (0.00ns)   --->   "%sext_ln712_65 = sext i7 %trunc_ln717_138"   --->   Operation 3576 'sext' 'sext_ln712_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3577 [1/1] (0.00ns)   --->   "%sext_ln712_66 = sext i6 %trunc_ln717_140"   --->   Operation 3577 'sext' 'sext_ln712_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3578 [1/1] (0.00ns)   --->   "%sext_ln712_67 = sext i7 %trunc_ln717_143"   --->   Operation 3578 'sext' 'sext_ln712_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3579 [1/1] (0.00ns)   --->   "%sext_ln712_68 = sext i7 %trunc_ln717_153"   --->   Operation 3579 'sext' 'sext_ln712_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3580 [1/1] (0.00ns)   --->   "%sext_ln712_69 = sext i7 %trunc_ln717_153"   --->   Operation 3580 'sext' 'sext_ln712_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3581 [1/1] (0.00ns)   --->   "%sext_ln712_70 = sext i6 %trunc_ln717_156"   --->   Operation 3581 'sext' 'sext_ln712_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3582 [1/1] (0.00ns)   --->   "%sext_ln712_71 = sext i6 %trunc_ln717_158"   --->   Operation 3582 'sext' 'sext_ln712_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3583 [1/1] (0.00ns)   --->   "%sext_ln712_72 = sext i7 %trunc_ln717_172"   --->   Operation 3583 'sext' 'sext_ln712_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3584 [1/1] (0.00ns)   --->   "%sext_ln712_73 = sext i6 %trunc_ln717_173"   --->   Operation 3584 'sext' 'sext_ln712_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3585 [1/1] (0.00ns)   --->   "%sext_ln712_74 = sext i6 %trunc_ln717_180"   --->   Operation 3585 'sext' 'sext_ln712_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3586 [1/1] (0.00ns)   --->   "%sext_ln712_75 = sext i7 %trunc_ln717_185"   --->   Operation 3586 'sext' 'sext_ln712_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3587 [1/1] (0.00ns)   --->   "%sext_ln712_76 = sext i6 %trunc_ln717_187"   --->   Operation 3587 'sext' 'sext_ln712_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3588 [1/1] (0.00ns)   --->   "%sext_ln712_77 = sext i7 %trunc_ln717_190"   --->   Operation 3588 'sext' 'sext_ln712_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3589 [1/1] (0.00ns)   --->   "%sext_ln712_78 = sext i7 %trunc_ln717_191"   --->   Operation 3589 'sext' 'sext_ln712_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3590 [1/1] (0.00ns)   --->   "%sext_ln712_79 = sext i6 %trunc_ln717_192"   --->   Operation 3590 'sext' 'sext_ln712_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3591 [1/1] (0.00ns)   --->   "%sext_ln712_80 = sext i7 %trunc_ln717_195"   --->   Operation 3591 'sext' 'sext_ln712_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3592 [1/1] (0.00ns)   --->   "%sext_ln712_81 = sext i7 %trunc_ln717_200"   --->   Operation 3592 'sext' 'sext_ln712_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3593 [1/1] (0.00ns)   --->   "%sext_ln712_82 = sext i6 %trunc_ln717_201"   --->   Operation 3593 'sext' 'sext_ln712_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3594 [1/1] (0.00ns)   --->   "%sext_ln712_83 = sext i7 %trunc_ln717_218"   --->   Operation 3594 'sext' 'sext_ln712_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3595 [1/1] (0.00ns)   --->   "%sext_ln712_84 = sext i6 %trunc_ln717_233"   --->   Operation 3595 'sext' 'sext_ln712_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3596 [1/1] (0.00ns)   --->   "%sext_ln712_85 = sext i7 %trunc_ln717_234"   --->   Operation 3596 'sext' 'sext_ln712_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3597 [1/1] (0.00ns)   --->   "%sext_ln712_86 = sext i7 %trunc_ln717_239"   --->   Operation 3597 'sext' 'sext_ln712_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3598 [1/1] (0.00ns)   --->   "%sext_ln712_87 = sext i7 %trunc_ln717_240"   --->   Operation 3598 'sext' 'sext_ln712_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3599 [1/1] (0.00ns)   --->   "%sext_ln712_88 = sext i7 %trunc_ln717_240"   --->   Operation 3599 'sext' 'sext_ln712_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3600 [1/1] (0.00ns)   --->   "%sext_ln712_89 = sext i7 %trunc_ln717_242"   --->   Operation 3600 'sext' 'sext_ln712_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3601 [1/1] (0.00ns)   --->   "%sext_ln712_90 = sext i6 %trunc_ln717_245"   --->   Operation 3601 'sext' 'sext_ln712_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3602 [1/1] (0.00ns)   --->   "%sext_ln712_91 = sext i6 %trunc_ln717_251"   --->   Operation 3602 'sext' 'sext_ln712_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3603 [1/1] (0.00ns)   --->   "%sext_ln712_92 = sext i6 %trunc_ln717_263"   --->   Operation 3603 'sext' 'sext_ln712_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3604 [1/1] (0.00ns)   --->   "%sext_ln712_93 = sext i7 %trunc_ln717_264"   --->   Operation 3604 'sext' 'sext_ln712_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3605 [1/1] (0.00ns)   --->   "%sext_ln712_94 = sext i7 %trunc_ln717_269"   --->   Operation 3605 'sext' 'sext_ln712_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3606 [1/1] (0.00ns)   --->   "%sext_ln712_95 = sext i7 %trunc_ln717_269"   --->   Operation 3606 'sext' 'sext_ln712_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3607 [1/1] (0.00ns)   --->   "%sext_ln712_96 = sext i6 %trunc_ln717_270"   --->   Operation 3607 'sext' 'sext_ln712_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3608 [1/1] (0.00ns)   --->   "%sext_ln712_98 = sext i6 %trunc_ln717_275"   --->   Operation 3608 'sext' 'sext_ln712_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3609 [1/1] (0.00ns)   --->   "%sext_ln712_99 = sext i6 %trunc_ln717_276"   --->   Operation 3609 'sext' 'sext_ln712_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3610 [1/1] (0.00ns)   --->   "%sext_ln712_100 = sext i6 %trunc_ln717_276"   --->   Operation 3610 'sext' 'sext_ln712_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3611 [1/1] (0.00ns)   --->   "%sext_ln712_101 = sext i7 %trunc_ln717_277"   --->   Operation 3611 'sext' 'sext_ln712_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3612 [1/1] (0.00ns)   --->   "%sext_ln712_102 = sext i6 %trunc_ln717_279"   --->   Operation 3612 'sext' 'sext_ln712_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3613 [1/1] (0.00ns)   --->   "%sext_ln712_103 = sext i6 %trunc_ln717_280"   --->   Operation 3613 'sext' 'sext_ln712_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3614 [1/1] (0.00ns)   --->   "%sext_ln712_104 = sext i7 %trunc_ln717_283"   --->   Operation 3614 'sext' 'sext_ln712_104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3615 [1/1] (0.00ns)   --->   "%sext_ln712_105 = sext i6 %trunc_ln717_285"   --->   Operation 3615 'sext' 'sext_ln712_105' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3616 [1/1] (0.00ns)   --->   "%sext_ln712_106 = sext i6 %trunc_ln717_305"   --->   Operation 3616 'sext' 'sext_ln712_106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3617 [1/1] (0.00ns)   --->   "%sext_ln712_107 = sext i6 %trunc_ln717_308"   --->   Operation 3617 'sext' 'sext_ln712_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3618 [1/1] (0.00ns)   --->   "%sext_ln712_108 = sext i6 %trunc_ln717_308"   --->   Operation 3618 'sext' 'sext_ln712_108' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3619 [1/1] (0.00ns)   --->   "%sext_ln712_109 = sext i8 %mult_V_523"   --->   Operation 3619 'sext' 'sext_ln712_109' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3620 [1/1] (0.00ns)   --->   "%sext_ln712_110 = sext i7 %trunc_ln717_320"   --->   Operation 3620 'sext' 'sext_ln712_110' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3621 [1/1] (0.00ns)   --->   "%sext_ln712_111 = sext i7 %trunc_ln717_320"   --->   Operation 3621 'sext' 'sext_ln712_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3622 [1/1] (0.00ns)   --->   "%sext_ln712_112 = sext i6 %trunc_ln717_332"   --->   Operation 3622 'sext' 'sext_ln712_112' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3623 [1/1] (0.00ns)   --->   "%sext_ln712_113 = sext i6 %trunc_ln717_334"   --->   Operation 3623 'sext' 'sext_ln712_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3624 [1/1] (0.00ns)   --->   "%sext_ln712_114 = sext i6 %trunc_ln717_344"   --->   Operation 3624 'sext' 'sext_ln712_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3625 [1/1] (0.00ns)   --->   "%sext_ln712_115 = sext i8 %mult_V_587"   --->   Operation 3625 'sext' 'sext_ln712_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3626 [1/1] (0.00ns)   --->   "%sext_ln712_116 = sext i7 %trunc_ln717_347"   --->   Operation 3626 'sext' 'sext_ln712_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3627 [1/1] (0.00ns)   --->   "%sext_ln712_117 = sext i7 %trunc_ln717_349"   --->   Operation 3627 'sext' 'sext_ln712_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3628 [1/1] (0.00ns)   --->   "%sext_ln712_118 = sext i6 %trunc_ln717_350"   --->   Operation 3628 'sext' 'sext_ln712_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3629 [1/1] (0.00ns)   --->   "%sext_ln712_119 = sext i7 %trunc_ln717_357"   --->   Operation 3629 'sext' 'sext_ln712_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3630 [1/1] (0.00ns)   --->   "%sext_ln712_120 = sext i6 %trunc_ln717_362"   --->   Operation 3630 'sext' 'sext_ln712_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3631 [1/1] (0.00ns)   --->   "%sext_ln712_121 = sext i7 %trunc_ln717_363"   --->   Operation 3631 'sext' 'sext_ln712_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3632 [1/1] (0.00ns)   --->   "%sext_ln712_122 = sext i7 %trunc_ln717_363"   --->   Operation 3632 'sext' 'sext_ln712_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3633 [1/1] (0.00ns)   --->   "%sext_ln712_123 = sext i6 %trunc_ln717_370"   --->   Operation 3633 'sext' 'sext_ln712_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3634 [1/1] (0.00ns)   --->   "%sext_ln712_124 = sext i7 %trunc_ln717_375"   --->   Operation 3634 'sext' 'sext_ln712_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3635 [1/1] (0.00ns)   --->   "%sext_ln712_125 = sext i6 %trunc_ln717_388"   --->   Operation 3635 'sext' 'sext_ln712_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3636 [1/1] (0.00ns)   --->   "%sext_ln712_126 = sext i6 %trunc_ln717_388"   --->   Operation 3636 'sext' 'sext_ln712_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3637 [1/1] (0.00ns)   --->   "%sext_ln712_127 = sext i6 %trunc_ln717_393"   --->   Operation 3637 'sext' 'sext_ln712_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3638 [1/1] (0.00ns)   --->   "%sext_ln712_128 = sext i7 %trunc_ln717_402"   --->   Operation 3638 'sext' 'sext_ln712_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3639 [1/1] (0.00ns)   --->   "%sext_ln712_129 = sext i7 %trunc_ln717_403"   --->   Operation 3639 'sext' 'sext_ln712_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3640 [1/1] (0.00ns)   --->   "%sext_ln712_130 = sext i7 %trunc_ln717_404"   --->   Operation 3640 'sext' 'sext_ln712_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3641 [1/1] (0.00ns)   --->   "%sext_ln712_131 = sext i6 %trunc_ln717_407"   --->   Operation 3641 'sext' 'sext_ln712_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3642 [1/1] (0.00ns)   --->   "%sext_ln712_132 = sext i7 %trunc_ln717_408"   --->   Operation 3642 'sext' 'sext_ln712_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3643 [1/1] (0.00ns)   --->   "%sext_ln712_133 = sext i6 %trunc_ln717_413"   --->   Operation 3643 'sext' 'sext_ln712_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3644 [1/1] (0.00ns)   --->   "%sext_ln712_134 = sext i7 %trunc_ln717_421"   --->   Operation 3644 'sext' 'sext_ln712_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3645 [1/1] (0.00ns)   --->   "%sext_ln712_135 = sext i6 %trunc_ln717_435"   --->   Operation 3645 'sext' 'sext_ln712_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3646 [1/1] (0.00ns)   --->   "%sext_ln712_136 = sext i6 %trunc_ln717_435"   --->   Operation 3646 'sext' 'sext_ln712_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3647 [1/1] (0.00ns)   --->   "%sext_ln712_137 = sext i6 %trunc_ln717_447"   --->   Operation 3647 'sext' 'sext_ln712_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3648 [1/1] (0.00ns)   --->   "%sext_ln712_138 = sext i6 %trunc_ln717_451"   --->   Operation 3648 'sext' 'sext_ln712_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3649 [1/1] (0.00ns)   --->   "%sext_ln712_139 = sext i7 %trunc_ln717_452"   --->   Operation 3649 'sext' 'sext_ln712_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3650 [1/1] (0.00ns)   --->   "%sext_ln712_140 = sext i6 %trunc_ln717_453"   --->   Operation 3650 'sext' 'sext_ln712_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3651 [1/1] (0.00ns)   --->   "%sext_ln712_141 = sext i6 %trunc_ln717_453"   --->   Operation 3651 'sext' 'sext_ln712_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3652 [1/1] (0.00ns)   --->   "%sext_ln712_142 = sext i7 %trunc_ln717_456"   --->   Operation 3652 'sext' 'sext_ln712_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3653 [1/1] (0.00ns)   --->   "%sext_ln712_143 = sext i6 %trunc_ln717_462"   --->   Operation 3653 'sext' 'sext_ln712_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3654 [1/1] (0.00ns)   --->   "%sext_ln712_144 = sext i8 %mult_V_866"   --->   Operation 3654 'sext' 'sext_ln712_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3655 [1/1] (0.00ns)   --->   "%sext_ln712_145 = sext i6 %trunc_ln717_471"   --->   Operation 3655 'sext' 'sext_ln712_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3656 [1/1] (0.00ns)   --->   "%sext_ln712_146 = sext i8 %mult_V_878"   --->   Operation 3656 'sext' 'sext_ln712_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3657 [1/1] (0.00ns)   --->   "%sext_ln712_147 = sext i7 %trunc_ln717_474"   --->   Operation 3657 'sext' 'sext_ln712_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3658 [1/1] (0.00ns)   --->   "%sext_ln712_148 = sext i7 %trunc_ln717_477"   --->   Operation 3658 'sext' 'sext_ln712_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3659 [1/1] (0.00ns)   --->   "%sext_ln712_149 = sext i7 %trunc_ln717_481"   --->   Operation 3659 'sext' 'sext_ln712_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3660 [1/1] (0.00ns)   --->   "%sext_ln712_150 = sext i7 %trunc_ln717_483"   --->   Operation 3660 'sext' 'sext_ln712_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3661 [1/1] (0.00ns)   --->   "%sext_ln712_151 = sext i6 %trunc_ln717_486"   --->   Operation 3661 'sext' 'sext_ln712_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3662 [1/1] (0.00ns)   --->   "%sext_ln712_152 = sext i6 %trunc_ln717_507"   --->   Operation 3662 'sext' 'sext_ln712_152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3663 [1/1] (0.00ns)   --->   "%sext_ln712_153 = sext i6 %trunc_ln717_509"   --->   Operation 3663 'sext' 'sext_ln712_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3664 [1/1] (0.00ns)   --->   "%sext_ln712_154 = sext i8 %mult_V_990"   --->   Operation 3664 'sext' 'sext_ln712_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3665 [1/1] (0.00ns)   --->   "%sext_ln712_155 = sext i6 %trunc_ln717_512"   --->   Operation 3665 'sext' 'sext_ln712_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3666 [1/1] (0.00ns)   --->   "%sext_ln712_156 = sext i7 %trunc_ln717_513"   --->   Operation 3666 'sext' 'sext_ln712_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3667 [1/1] (0.00ns)   --->   "%sext_ln712_157 = sext i7 %trunc_ln717_515"   --->   Operation 3667 'sext' 'sext_ln712_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3668 [1/1] (0.00ns)   --->   "%sext_ln712_158 = sext i6 %trunc_ln717_517"   --->   Operation 3668 'sext' 'sext_ln712_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3669 [1/1] (0.00ns)   --->   "%sext_ln712_159 = sext i7 %trunc_ln717_519"   --->   Operation 3669 'sext' 'sext_ln712_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3670 [1/1] (0.00ns)   --->   "%sext_ln712_160 = sext i7 %trunc_ln717_521"   --->   Operation 3670 'sext' 'sext_ln712_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3671 [1/1] (0.00ns)   --->   "%sext_ln712_161 = sext i8 %mult_V_1045"   --->   Operation 3671 'sext' 'sext_ln712_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3672 [1/1] (0.00ns)   --->   "%sext_ln712_162 = sext i6 %trunc_ln717_525"   --->   Operation 3672 'sext' 'sext_ln712_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3673 [1/1] (0.00ns)   --->   "%sext_ln712_163 = sext i6 %trunc_ln717_533"   --->   Operation 3673 'sext' 'sext_ln712_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3674 [1/1] (0.00ns)   --->   "%sext_ln712_164 = sext i7 %trunc_ln717_534"   --->   Operation 3674 'sext' 'sext_ln712_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3675 [1/1] (0.00ns)   --->   "%sext_ln712_165 = sext i6 %trunc_ln717_543"   --->   Operation 3675 'sext' 'sext_ln712_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3676 [1/1] (0.00ns)   --->   "%sext_ln712_166 = sext i6 %trunc_ln717_546"   --->   Operation 3676 'sext' 'sext_ln712_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3677 [1/1] (0.00ns)   --->   "%sext_ln712_167 = sext i7 %trunc_ln717_547"   --->   Operation 3677 'sext' 'sext_ln712_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3678 [1/1] (0.00ns)   --->   "%sext_ln712_168 = sext i7 %trunc_ln717_560"   --->   Operation 3678 'sext' 'sext_ln712_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3679 [1/1] (0.00ns)   --->   "%sext_ln712_169 = sext i6 %trunc_ln717_563"   --->   Operation 3679 'sext' 'sext_ln712_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3680 [1/1] (0.00ns)   --->   "%sext_ln712_170 = sext i7 %trunc_ln717_571"   --->   Operation 3680 'sext' 'sext_ln712_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3681 [1/1] (0.00ns)   --->   "%sext_ln712_171 = sext i6 %trunc_ln717_572"   --->   Operation 3681 'sext' 'sext_ln712_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3682 [1/1] (0.00ns)   --->   "%sext_ln712_172 = sext i7 %trunc_ln717_575"   --->   Operation 3682 'sext' 'sext_ln712_172' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3683 [1/1] (0.00ns)   --->   "%sext_ln712_173 = sext i6 %trunc_ln717_577"   --->   Operation 3683 'sext' 'sext_ln712_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3684 [1/1] (0.00ns)   --->   "%sext_ln712_174 = sext i7 %trunc_ln717_579"   --->   Operation 3684 'sext' 'sext_ln712_174' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3685 [1/1] (0.00ns)   --->   "%sext_ln712_175 = sext i7 %trunc_ln717_582"   --->   Operation 3685 'sext' 'sext_ln712_175' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3686 [1/1] (0.00ns)   --->   "%sext_ln712_176 = sext i8 %mult_V_1238"   --->   Operation 3686 'sext' 'sext_ln712_176' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3687 [1/1] (0.00ns)   --->   "%sext_ln712_177 = sext i6 %trunc_ln717_590"   --->   Operation 3687 'sext' 'sext_ln712_177' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3688 [1/1] (0.00ns)   --->   "%sext_ln712_178 = sext i6 %trunc_ln717_590"   --->   Operation 3688 'sext' 'sext_ln712_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3689 [1/1] (0.00ns)   --->   "%sext_ln712_179 = sext i6 %trunc_ln717_597"   --->   Operation 3689 'sext' 'sext_ln712_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3690 [1/1] (0.00ns)   --->   "%sext_ln712_180 = sext i7 %trunc_ln717_598"   --->   Operation 3690 'sext' 'sext_ln712_180' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3691 [1/1] (0.00ns)   --->   "%sext_ln712_181 = sext i6 %trunc_ln717_600"   --->   Operation 3691 'sext' 'sext_ln712_181' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3692 [1/1] (0.00ns)   --->   "%sext_ln712_182 = sext i7 %trunc_ln717_603"   --->   Operation 3692 'sext' 'sext_ln712_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3693 [1/1] (0.00ns)   --->   "%sext_ln712_183 = sext i7 %trunc_ln717_605"   --->   Operation 3693 'sext' 'sext_ln712_183' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3694 [1/1] (0.00ns)   --->   "%sext_ln712_184 = sext i7 %trunc_ln717_611"   --->   Operation 3694 'sext' 'sext_ln712_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3695 [1/1] (0.00ns)   --->   "%sext_ln712_185 = sext i6 %trunc_ln717_613"   --->   Operation 3695 'sext' 'sext_ln712_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3696 [1/1] (0.00ns)   --->   "%sext_ln712_186 = sext i8 %mult_V_1312"   --->   Operation 3696 'sext' 'sext_ln712_186' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3697 [1/1] (0.00ns)   --->   "%sext_ln712_187 = sext i7 %trunc_ln717_621"   --->   Operation 3697 'sext' 'sext_ln712_187' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3698 [1/1] (0.00ns)   --->   "%sext_ln712_188 = sext i8 %mult_V_1322"   --->   Operation 3698 'sext' 'sext_ln712_188' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3699 [1/1] (0.00ns)   --->   "%sext_ln712_189 = sext i7 %trunc_ln717_624"   --->   Operation 3699 'sext' 'sext_ln712_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3700 [1/1] (0.00ns)   --->   "%sext_ln712_190 = sext i8 %mult_V_1336"   --->   Operation 3700 'sext' 'sext_ln712_190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3701 [1/1] (0.00ns)   --->   "%sext_ln712_191 = sext i7 %trunc_ln717_633"   --->   Operation 3701 'sext' 'sext_ln712_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3702 [1/1] (0.00ns)   --->   "%sext_ln712_192 = sext i6 %trunc_ln717_634"   --->   Operation 3702 'sext' 'sext_ln712_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3703 [1/1] (0.00ns)   --->   "%sext_ln712_193 = sext i7 %trunc_ln717_635"   --->   Operation 3703 'sext' 'sext_ln712_193' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3704 [1/1] (0.00ns)   --->   "%sext_ln712_194 = sext i6 %trunc_ln717_638"   --->   Operation 3704 'sext' 'sext_ln712_194' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3705 [1/1] (0.00ns)   --->   "%sext_ln712_195 = sext i7 %trunc_ln717_649"   --->   Operation 3705 'sext' 'sext_ln712_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3706 [1/1] (0.00ns)   --->   "%sext_ln712_196 = sext i6 %trunc_ln717_648"   --->   Operation 3706 'sext' 'sext_ln712_196' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3707 [1/1] (0.00ns)   --->   "%sext_ln712_197 = sext i6 %trunc_ln717_655"   --->   Operation 3707 'sext' 'sext_ln712_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3708 [1/1] (0.00ns)   --->   "%sext_ln712_198 = sext i6 %trunc_ln717_658"   --->   Operation 3708 'sext' 'sext_ln712_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3709 [1/1] (0.00ns)   --->   "%sext_ln712_199 = sext i7 %trunc_ln717_662"   --->   Operation 3709 'sext' 'sext_ln712_199' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3710 [1/1] (0.00ns)   --->   "%sext_ln712_200 = sext i8 %mult_V_1405"   --->   Operation 3710 'sext' 'sext_ln712_200' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3711 [1/1] (0.00ns)   --->   "%sext_ln712_201 = sext i6 %trunc_ln717_671"   --->   Operation 3711 'sext' 'sext_ln712_201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3712 [1/1] (0.00ns)   --->   "%sext_ln712_202 = sext i7 %trunc_ln717_676"   --->   Operation 3712 'sext' 'sext_ln712_202' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3713 [1/1] (0.00ns)   --->   "%sext_ln712_203 = sext i8 %mult_V_1427"   --->   Operation 3713 'sext' 'sext_ln712_203' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3714 [1/1] (0.00ns)   --->   "%sext_ln712_204 = sext i7 %trunc_ln717_682"   --->   Operation 3714 'sext' 'sext_ln712_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3715 [1/1] (0.00ns)   --->   "%sext_ln712_205 = sext i7 %trunc_ln717_691"   --->   Operation 3715 'sext' 'sext_ln712_205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3716 [1/1] (0.00ns)   --->   "%sext_ln712_206 = sext i6 %trunc_ln717_694"   --->   Operation 3716 'sext' 'sext_ln712_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3717 [1/1] (0.00ns)   --->   "%sext_ln712_207 = sext i7 %trunc_ln717_693"   --->   Operation 3717 'sext' 'sext_ln712_207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3718 [1/1] (0.00ns)   --->   "%sext_ln712_208 = sext i6 %trunc_ln717_697"   --->   Operation 3718 'sext' 'sext_ln712_208' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3719 [1/1] (0.00ns)   --->   "%sext_ln712_209 = sext i6 %trunc_ln717_717"   --->   Operation 3719 'sext' 'sext_ln712_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3720 [1/1] (0.00ns)   --->   "%sext_ln712_210 = sext i6 %trunc_ln717_720"   --->   Operation 3720 'sext' 'sext_ln712_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3721 [1/1] (0.00ns)   --->   "%sext_ln712_211 = sext i6 %trunc_ln717_728"   --->   Operation 3721 'sext' 'sext_ln712_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3722 [1/1] (0.00ns)   --->   "%sext_ln712_212 = sext i7 %trunc_ln717_731"   --->   Operation 3722 'sext' 'sext_ln712_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3723 [1/1] (0.00ns)   --->   "%sext_ln712_213 = sext i7 %trunc_ln717_742"   --->   Operation 3723 'sext' 'sext_ln712_213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3724 [1/1] (0.00ns)   --->   "%sext_ln712_214 = sext i6 %trunc_ln717_745"   --->   Operation 3724 'sext' 'sext_ln712_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3725 [1/1] (0.00ns)   --->   "%sext_ln712_215 = sext i6 %trunc_ln717_755"   --->   Operation 3725 'sext' 'sext_ln712_215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3726 [1/1] (0.00ns)   --->   "%sext_ln712_216 = sext i7 %trunc_ln717_757"   --->   Operation 3726 'sext' 'sext_ln712_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3727 [1/1] (0.00ns)   --->   "%sext_ln712_217 = sext i6 %trunc_ln717_760"   --->   Operation 3727 'sext' 'sext_ln712_217' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3728 [1/1] (0.00ns)   --->   "%sext_ln712_218 = sext i7 %trunc_ln717_761"   --->   Operation 3728 'sext' 'sext_ln712_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3729 [1/1] (0.00ns)   --->   "%sext_ln712_219 = sext i7 %trunc_ln717_770"   --->   Operation 3729 'sext' 'sext_ln712_219' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3730 [1/1] (0.00ns)   --->   "%sext_ln712_220 = sext i7 %trunc_ln717_778"   --->   Operation 3730 'sext' 'sext_ln712_220' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3731 [1/1] (0.00ns)   --->   "%sext_ln712_221 = sext i6 %trunc_ln717_779"   --->   Operation 3731 'sext' 'sext_ln712_221' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3732 [1/1] (0.00ns)   --->   "%sext_ln712_222 = sext i6 %trunc_ln717_792"   --->   Operation 3732 'sext' 'sext_ln712_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3733 [1/1] (0.00ns)   --->   "%sext_ln712_223 = sext i8 %mult_V_1645"   --->   Operation 3733 'sext' 'sext_ln712_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3734 [1/1] (0.00ns)   --->   "%sext_ln712_224 = sext i8 %mult_V_1649"   --->   Operation 3734 'sext' 'sext_ln712_224' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3735 [1/1] (0.00ns)   --->   "%sext_ln712_225 = sext i7 %trunc_ln717_815"   --->   Operation 3735 'sext' 'sext_ln712_225' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3736 [1/1] (0.00ns)   --->   "%sext_ln712_226 = sext i7 %trunc_ln717_815"   --->   Operation 3736 'sext' 'sext_ln712_226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3737 [1/1] (0.00ns)   --->   "%sext_ln712_227 = sext i7 %trunc_ln717_818"   --->   Operation 3737 'sext' 'sext_ln712_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3738 [1/1] (0.00ns)   --->   "%sext_ln712_228 = sext i6 %trunc_ln717_820"   --->   Operation 3738 'sext' 'sext_ln712_228' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3739 [1/1] (0.00ns)   --->   "%sext_ln712_229 = sext i6 %trunc_ln717_821"   --->   Operation 3739 'sext' 'sext_ln712_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3740 [1/1] (0.00ns)   --->   "%sext_ln712_230 = sext i7 %trunc_ln717_824"   --->   Operation 3740 'sext' 'sext_ln712_230' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3741 [1/1] (0.00ns)   --->   "%sext_ln712_231 = sext i6 %trunc_ln717_827"   --->   Operation 3741 'sext' 'sext_ln712_231' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3742 [1/1] (0.00ns)   --->   "%sext_ln712_232 = sext i6 %trunc_ln717_832"   --->   Operation 3742 'sext' 'sext_ln712_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3743 [1/1] (0.00ns)   --->   "%sext_ln712_233 = sext i7 %trunc_ln717_833"   --->   Operation 3743 'sext' 'sext_ln712_233' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3744 [1/1] (0.00ns)   --->   "%sext_ln712_234 = sext i7 %trunc_ln717_835"   --->   Operation 3744 'sext' 'sext_ln712_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3745 [1/1] (0.00ns)   --->   "%sext_ln712_235 = sext i7 %trunc_ln717_835"   --->   Operation 3745 'sext' 'sext_ln712_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3746 [1/1] (0.00ns)   --->   "%sext_ln712_236 = sext i8 %mult_V_1707"   --->   Operation 3746 'sext' 'sext_ln712_236' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3747 [1/1] (0.00ns)   --->   "%sext_ln712_237 = sext i8 %mult_V_1707"   --->   Operation 3747 'sext' 'sext_ln712_237' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3748 [1/1] (0.00ns)   --->   "%sext_ln712_238 = sext i8 %mult_V_1721"   --->   Operation 3748 'sext' 'sext_ln712_238' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3749 [1/1] (0.00ns)   --->   "%sext_ln712_239 = sext i6 %trunc_ln717_843"   --->   Operation 3749 'sext' 'sext_ln712_239' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3750 [1/1] (0.00ns)   --->   "%sext_ln712_240 = sext i7 %trunc_ln717_847"   --->   Operation 3750 'sext' 'sext_ln712_240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3751 [1/1] (0.00ns)   --->   "%sext_ln712_241 = sext i7 %trunc_ln717_853"   --->   Operation 3751 'sext' 'sext_ln712_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3752 [1/1] (0.00ns)   --->   "%sext_ln712_242 = sext i6 %trunc_ln717_875"   --->   Operation 3752 'sext' 'sext_ln712_242' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3753 [1/1] (0.00ns)   --->   "%sext_ln712_243 = sext i8 %mult_V_1779"   --->   Operation 3753 'sext' 'sext_ln712_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3754 [1/1] (0.00ns)   --->   "%sext_ln712_244 = sext i7 %trunc_ln717_877"   --->   Operation 3754 'sext' 'sext_ln712_244' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3755 [1/1] (0.00ns)   --->   "%sext_ln712_245 = sext i7 %trunc_ln717_881"   --->   Operation 3755 'sext' 'sext_ln712_245' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3756 [1/1] (0.00ns)   --->   "%sext_ln712_246 = sext i7 %trunc_ln717_888"   --->   Operation 3756 'sext' 'sext_ln712_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3757 [1/1] (0.00ns)   --->   "%sext_ln712_247 = sext i6 %trunc_ln717_886"   --->   Operation 3757 'sext' 'sext_ln712_247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3758 [1/1] (0.00ns)   --->   "%sext_ln712_248 = sext i6 %trunc_ln717_886"   --->   Operation 3758 'sext' 'sext_ln712_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3759 [1/1] (0.00ns)   --->   "%sext_ln712_249 = sext i7 %trunc_ln717_892"   --->   Operation 3759 'sext' 'sext_ln712_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3760 [1/1] (0.00ns)   --->   "%sext_ln712_250 = sext i7 %trunc_ln717_895"   --->   Operation 3760 'sext' 'sext_ln712_250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3761 [1/1] (0.00ns)   --->   "%sext_ln712_251 = sext i6 %trunc_ln717_902"   --->   Operation 3761 'sext' 'sext_ln712_251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3762 [1/1] (0.00ns)   --->   "%sext_ln712_252 = sext i6 %trunc_ln717_905"   --->   Operation 3762 'sext' 'sext_ln712_252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3763 [1/1] (0.00ns)   --->   "%sext_ln712_253 = sext i8 %mult_V_1837"   --->   Operation 3763 'sext' 'sext_ln712_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3764 [1/1] (0.00ns)   --->   "%sext_ln712_254 = sext i7 %trunc_ln717_909"   --->   Operation 3764 'sext' 'sext_ln712_254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3765 [1/1] (0.00ns)   --->   "%sext_ln712_255 = sext i8 %mult_V_1848"   --->   Operation 3765 'sext' 'sext_ln712_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3766 [1/1] (0.00ns)   --->   "%sext_ln712_256 = sext i8 %mult_V_1864"   --->   Operation 3766 'sext' 'sext_ln712_256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3767 [1/1] (0.00ns)   --->   "%sext_ln712_257 = sext i6 %trunc_ln717_924"   --->   Operation 3767 'sext' 'sext_ln712_257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3768 [1/1] (0.00ns)   --->   "%sext_ln712_258 = sext i7 %trunc_ln717_929"   --->   Operation 3768 'sext' 'sext_ln712_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3769 [1/1] (0.00ns)   --->   "%sext_ln712_259 = sext i6 %trunc_ln717_931"   --->   Operation 3769 'sext' 'sext_ln712_259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3770 [1/1] (0.00ns)   --->   "%sext_ln712_260 = sext i6 %trunc_ln717_937"   --->   Operation 3770 'sext' 'sext_ln712_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3771 [1/1] (0.00ns)   --->   "%sext_ln712_261 = sext i6 %trunc_ln717_942"   --->   Operation 3771 'sext' 'sext_ln712_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3772 [1/1] (0.00ns)   --->   "%sext_ln712_262 = sext i8 %mult_V_1910"   --->   Operation 3772 'sext' 'sext_ln712_262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3773 [1/1] (0.00ns)   --->   "%sext_ln712_263 = sext i8 %mult_V_1913"   --->   Operation 3773 'sext' 'sext_ln712_263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3774 [1/1] (0.00ns)   --->   "%sext_ln712_264 = sext i7 %trunc_ln717_947"   --->   Operation 3774 'sext' 'sext_ln712_264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3775 [1/1] (0.00ns)   --->   "%sext_ln712_265 = sext i6 %trunc_ln717_950"   --->   Operation 3775 'sext' 'sext_ln712_265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3776 [1/1] (0.00ns)   --->   "%sext_ln712_266 = sext i6 %trunc_ln717_954"   --->   Operation 3776 'sext' 'sext_ln712_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3777 [1/1] (0.00ns)   --->   "%sext_ln712_267 = sext i7 %trunc_ln717_957"   --->   Operation 3777 'sext' 'sext_ln712_267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3778 [1/1] (0.00ns)   --->   "%sext_ln712_268 = sext i8 %mult_V_1938"   --->   Operation 3778 'sext' 'sext_ln712_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3779 [1/1] (0.00ns)   --->   "%sext_ln712_269 = sext i7 %trunc_ln717_972"   --->   Operation 3779 'sext' 'sext_ln712_269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3780 [1/1] (0.00ns)   --->   "%sext_ln712_270 = sext i6 %trunc_ln717_973"   --->   Operation 3780 'sext' 'sext_ln712_270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3781 [1/1] (0.00ns)   --->   "%sext_ln712_271 = sext i8 %mult_V_1966"   --->   Operation 3781 'sext' 'sext_ln712_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3782 [1/1] (0.00ns)   --->   "%sext_ln712_272 = sext i7 %trunc_ln717_979"   --->   Operation 3782 'sext' 'sext_ln712_272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3783 [1/1] (0.00ns)   --->   "%sext_ln712_273 = sext i8 %mult_V_1976"   --->   Operation 3783 'sext' 'sext_ln712_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3784 [1/1] (0.00ns)   --->   "%sext_ln712_274 = sext i7 %trunc_ln717_981"   --->   Operation 3784 'sext' 'sext_ln712_274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3785 [1/1] (0.00ns)   --->   "%sext_ln712_275 = sext i6 %trunc_ln717_984"   --->   Operation 3785 'sext' 'sext_ln712_275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3786 [1/1] (0.00ns)   --->   "%sext_ln712_276 = sext i6 %trunc_ln717_988"   --->   Operation 3786 'sext' 'sext_ln712_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3787 [1/1] (0.00ns)   --->   "%sext_ln712_277 = sext i6 %trunc_ln717_990"   --->   Operation 3787 'sext' 'sext_ln712_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3788 [1/1] (0.00ns)   --->   "%sext_ln712_278 = sext i8 %mult_V_1993"   --->   Operation 3788 'sext' 'sext_ln712_278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3789 [1/1] (0.00ns)   --->   "%sext_ln712_279 = sext i7 %trunc_ln717_992"   --->   Operation 3789 'sext' 'sext_ln712_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3790 [1/1] (0.00ns)   --->   "%sext_ln712_280 = sext i6 %trunc_ln717_1011"   --->   Operation 3790 'sext' 'sext_ln712_280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3791 [1/1] (0.00ns)   --->   "%sext_ln712_281 = sext i6 %trunc_ln717_1017"   --->   Operation 3791 'sext' 'sext_ln712_281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3792 [1/1] (0.00ns)   --->   "%sext_ln712_282 = sext i7 %trunc_ln717_1020"   --->   Operation 3792 'sext' 'sext_ln712_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3793 [1/1] (0.00ns)   --->   "%sext_ln712_283 = sext i8 %mult_V_2056"   --->   Operation 3793 'sext' 'sext_ln712_283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3794 [1/1] (0.00ns)   --->   "%sext_ln712_284 = sext i6 %trunc_ln717_1026"   --->   Operation 3794 'sext' 'sext_ln712_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3795 [1/1] (0.00ns)   --->   "%sext_ln712_285 = sext i6 %trunc_ln717_1040"   --->   Operation 3795 'sext' 'sext_ln712_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3796 [1/1] (0.00ns)   --->   "%sext_ln712_286 = sext i6 %trunc_ln717_1049"   --->   Operation 3796 'sext' 'sext_ln712_286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3797 [1/1] (0.00ns)   --->   "%sext_ln712_287 = sext i6 %trunc_ln717_1051"   --->   Operation 3797 'sext' 'sext_ln712_287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3798 [1/1] (0.00ns)   --->   "%sext_ln712_288 = sext i7 %trunc_ln717_1058"   --->   Operation 3798 'sext' 'sext_ln712_288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3799 [1/1] (0.00ns)   --->   "%sext_ln712_289 = sext i6 %trunc_ln717_1060"   --->   Operation 3799 'sext' 'sext_ln712_289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3800 [1/1] (0.00ns)   --->   "%sext_ln712_290 = sext i6 %trunc_ln717_1062"   --->   Operation 3800 'sext' 'sext_ln712_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3801 [1/1] (0.00ns)   --->   "%sext_ln712_291 = sext i6 %trunc_ln717_1064"   --->   Operation 3801 'sext' 'sext_ln712_291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3802 [1/1] (0.00ns)   --->   "%sext_ln712_292 = sext i7 %trunc_ln717_1067"   --->   Operation 3802 'sext' 'sext_ln712_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3803 [1/1] (0.00ns)   --->   "%sext_ln712_293 = sext i6 %trunc_ln717_1070"   --->   Operation 3803 'sext' 'sext_ln712_293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3804 [1/1] (0.00ns)   --->   "%sext_ln712_294 = sext i6 %trunc_ln717_1076"   --->   Operation 3804 'sext' 'sext_ln712_294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3805 [1/1] (0.00ns)   --->   "%sext_ln712_295 = sext i7 %trunc_ln717_1074"   --->   Operation 3805 'sext' 'sext_ln712_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3806 [1/1] (0.00ns)   --->   "%sext_ln740 = sext i8 %mult_V_2190"   --->   Operation 3806 'sext' 'sext_ln740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3807 [1/1] (1.41ns)   --->   "%add_ln740_94 = add i11 %sext_ln1171_859, i11 %sext_ln1171_987"   --->   Operation 3807 'add' 'add_ln740_94' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3808 [1/1] (1.30ns)   --->   "%add_ln740_118 = add i9 %sext_ln717_64, i9 %sext_ln1171_1111"   --->   Operation 3808 'add' 'add_ln740_118' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3809 [1/1] (1.36ns)   --->   "%add_ln740_134 = add i10 %sext_ln717_112, i10 %sext_ln1171_1172"   --->   Operation 3809 'add' 'add_ln740_134' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3810 [1/1] (1.41ns)   --->   "%add_ln740_150 = add i11 %sext_ln1171_1220, i11 %sext_ln1171_1222"   --->   Operation 3810 'add' 'add_ln740_150' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3811 [1/1] (1.30ns)   --->   "%add_ln740_156 = add i9 %sext_ln1171_1240, i9 %sext_ln717_165"   --->   Operation 3811 'add' 'add_ln740_156' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3812 [1/1] (1.36ns)   --->   "%add_ln740_158 = add i10 %sext_ln717_167, i10 %sext_ln1171_1249"   --->   Operation 3812 'add' 'add_ln740_158' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3813 [1/1] (1.36ns)   --->   "%add_ln740_163 = add i10 %sext_ln1171_1263, i10 %sext_ln1171_1266"   --->   Operation 3813 'add' 'add_ln740_163' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3814 [1/1] (1.41ns)   --->   "%add_ln740_173 = add i11 %sext_ln42_42, i11 %sext_ln1171_1302"   --->   Operation 3814 'add' 'add_ln740_173' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3815 [1/1] (1.36ns)   --->   "%add_ln740_175 = add i10 %sext_ln1171_1307, i10 %sext_ln1171_1308"   --->   Operation 3815 'add' 'add_ln740_175' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3816 [1/1] (1.41ns)   --->   "%add_ln740_176 = add i11 %sext_ln1171_1309, i11 %sext_ln1171_1314"   --->   Operation 3816 'add' 'add_ln740_176' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3817 [1/1] (1.41ns)   --->   "%add_ln740_215 = add i11 %sext_ln1171_1419, i11 %sext_ln1171_1424"   --->   Operation 3817 'add' 'add_ln740_215' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3818 [1/1] (1.30ns)   --->   "%add_ln740_238 = add i9 %sext_ln712_186, i9 %sext_ln42_9"   --->   Operation 3818 'add' 'add_ln740_238' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3819 [1/1] (1.30ns)   --->   "%add_ln740_240 = add i9 %sext_ln42_15, i9 %sext_ln712_255"   --->   Operation 3819 'add' 'add_ln740_240' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3820 [1/1] (0.00ns)   --->   "%sext_ln740_14 = sext i9 %add_ln740_240"   --->   Operation 3820 'sext' 'sext_ln740_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3821 [1/1] (1.36ns)   --->   "%add_ln740_241 = add i10 %sext_ln740_14, i10 %sext_ln712_190"   --->   Operation 3821 'add' 'add_ln740_241' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3822 [1/1] (1.30ns)   --->   "%add_ln740_244 = add i9 %sext_ln712_273, i9 %sext_ln712_283"   --->   Operation 3822 'add' 'add_ln740_244' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3823 [1/1] (0.00ns)   --->   "%sext_ln740_17 = sext i9 %add_ln740_244"   --->   Operation 3823 'sext' 'sext_ln740_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3824 [1/1] (1.36ns)   --->   "%add_ln740_245 = add i10 %sext_ln740_17, i10 %sext_ln712_256"   --->   Operation 3824 'add' 'add_ln740_245' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3825 [1/1] (1.31ns)   --->   "%add_ln740_246 = add i8 %sext_ln712_72, i8 %sext_ln712_89"   --->   Operation 3825 'add' 'add_ln740_246' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3826 [1/1] (0.00ns)   --->   "%sext_ln740_19 = sext i8 %add_ln740_246"   --->   Operation 3826 'sext' 'sext_ln740_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3827 [1/1] (1.30ns)   --->   "%add_ln740_247 = add i9 %sext_ln740_19, i9 %sext_ln712_69"   --->   Operation 3827 'add' 'add_ln740_247' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3828 [1/1] (1.31ns)   --->   "%add_ln740_249 = add i8 %sext_ln712_101, i8 %sext_ln712_122"   --->   Operation 3828 'add' 'add_ln740_249' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3829 [1/1] (0.00ns)   --->   "%sext_ln740_21 = sext i8 %add_ln740_249"   --->   Operation 3829 'sext' 'sext_ln740_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3830 [1/1] (1.30ns)   --->   "%add_ln740_250 = add i9 %sext_ln740_21, i9 %sext_ln712_95"   --->   Operation 3830 'add' 'add_ln740_250' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3831 [1/1] (1.31ns)   --->   "%add_ln740_251 = add i8 %sext_ln712_129, i8 %sext_ln712_130"   --->   Operation 3831 'add' 'add_ln740_251' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3832 [1/1] (0.00ns)   --->   "%sext_ln740_23 = sext i8 %add_ln740_251"   --->   Operation 3832 'sext' 'sext_ln740_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3833 [1/1] (1.31ns)   --->   "%add_ln740_252 = add i8 %sext_ln712_142, i8 %sext_ln712_157"   --->   Operation 3833 'add' 'add_ln740_252' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3834 [1/1] (0.00ns)   --->   "%sext_ln740_24 = sext i8 %add_ln740_252"   --->   Operation 3834 'sext' 'sext_ln740_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3835 [1/1] (1.30ns)   --->   "%add_ln740_253 = add i9 %sext_ln740_24, i9 %sext_ln740_23"   --->   Operation 3835 'add' 'add_ln740_253' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3836 [1/1] (1.31ns)   --->   "%add_ln740_257 = add i8 %sext_ln712_164, i8 %sext_ln712_183"   --->   Operation 3836 'add' 'add_ln740_257' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3837 [1/1] (0.00ns)   --->   "%sext_ln740_28 = sext i8 %add_ln740_257"   --->   Operation 3837 'sext' 'sext_ln740_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3838 [1/1] (1.30ns)   --->   "%add_ln740_258 = add i9 %sext_ln740_28, i9 %sext_ln712_160"   --->   Operation 3838 'add' 'add_ln740_258' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3839 [1/1] (1.31ns)   --->   "%add_ln740_259 = add i8 %sext_ln712_220, i8 %sext_ln712_250"   --->   Operation 3839 'add' 'add_ln740_259' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3840 [1/1] (0.00ns)   --->   "%sext_ln740_30 = sext i8 %add_ln740_259"   --->   Operation 3840 'sext' 'sext_ln740_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3841 [1/1] (1.30ns)   --->   "%add_ln740_260 = add i9 %sext_ln740_30, i9 %sext_ln712_184"   --->   Operation 3841 'add' 'add_ln740_260' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3842 [1/1] (1.28ns)   --->   "%add_ln740_262 = add i7 %sext_ln712_71, i7 112"   --->   Operation 3842 'add' 'add_ln740_262' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3843 [1/1] (0.00ns)   --->   "%sext_ln740_33 = sext i7 %add_ln740_262"   --->   Operation 3843 'sext' 'sext_ln740_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3844 [1/1] (1.31ns)   --->   "%add_ln740_263 = add i8 %sext_ln740_33, i8 %sext_ln712_295"   --->   Operation 3844 'add' 'add_ln740_263' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3845 [1/1] (1.28ns)   --->   "%add_ln740_264 = add i7 %sext_ln712_76, i7 %sext_ln712_84"   --->   Operation 3845 'add' 'add_ln740_264' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3846 [1/1] (0.00ns)   --->   "%sext_ln740_35 = sext i7 %add_ln740_264"   --->   Operation 3846 'sext' 'sext_ln740_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3847 [1/1] (1.28ns)   --->   "%add_ln740_265 = add i7 %sext_ln712_90, i7 %sext_ln712_103"   --->   Operation 3847 'add' 'add_ln740_265' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3848 [1/1] (0.00ns)   --->   "%sext_ln740_36 = sext i7 %add_ln740_265"   --->   Operation 3848 'sext' 'sext_ln740_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3849 [1/1] (1.31ns)   --->   "%add_ln740_266 = add i8 %sext_ln740_36, i8 %sext_ln740_35"   --->   Operation 3849 'add' 'add_ln740_266' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3850 [1/1] (1.28ns)   --->   "%add_ln740_269 = add i7 %sext_ln712_120, i7 %sext_ln712_136"   --->   Operation 3850 'add' 'add_ln740_269' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3851 [1/1] (0.00ns)   --->   "%sext_ln740_40 = sext i7 %add_ln740_269"   --->   Operation 3851 'sext' 'sext_ln740_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3852 [1/1] (1.31ns)   --->   "%add_ln740_270 = add i8 %sext_ln740_40, i8 %sext_ln712_105"   --->   Operation 3852 'add' 'add_ln740_270' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3853 [1/1] (1.28ns)   --->   "%add_ln740_271 = add i7 %sext_ln712_165, i7 %sext_ln712_166"   --->   Operation 3853 'add' 'add_ln740_271' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3854 [1/1] (0.00ns)   --->   "%sext_ln740_42 = sext i7 %add_ln740_271"   --->   Operation 3854 'sext' 'sext_ln740_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3855 [1/1] (1.31ns)   --->   "%add_ln740_272 = add i8 %sext_ln740_42, i8 %sext_ln712_141"   --->   Operation 3855 'add' 'add_ln740_272' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3856 [1/1] (1.28ns)   --->   "%add_ln740_274 = add i7 %sext_ln712_192, i7 %sext_ln712_201"   --->   Operation 3856 'add' 'add_ln740_274' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3857 [1/1] (0.00ns)   --->   "%sext_ln740_45 = sext i7 %add_ln740_274"   --->   Operation 3857 'sext' 'sext_ln740_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3858 [1/1] (1.31ns)   --->   "%add_ln740_275 = add i8 %sext_ln740_45, i8 %sext_ln712_173"   --->   Operation 3858 'add' 'add_ln740_275' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3859 [1/1] (1.28ns)   --->   "%add_ln740_276 = add i7 %sext_ln712_208, i7 %sext_ln712_222"   --->   Operation 3859 'add' 'add_ln740_276' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3860 [1/1] (0.00ns)   --->   "%sext_ln740_47 = sext i7 %add_ln740_276"   --->   Operation 3860 'sext' 'sext_ln740_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3861 [1/1] (1.28ns)   --->   "%add_ln740_277 = add i7 %sext_ln712_248, i7 %sext_ln712_284"   --->   Operation 3861 'add' 'add_ln740_277' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3862 [1/1] (0.00ns)   --->   "%sext_ln740_48 = sext i7 %add_ln740_277"   --->   Operation 3862 'sext' 'sext_ln740_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3863 [1/1] (1.31ns)   --->   "%add_ln740_278 = add i8 %sext_ln740_48, i8 %sext_ln740_47"   --->   Operation 3863 'add' 'add_ln740_278' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3864 [1/1] (1.36ns)   --->   "%add_ln740_291 = add i10 %sext_ln1171_578, i10 %sext_ln1171_687"   --->   Operation 3864 'add' 'add_ln740_291' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3865 [1/1] (1.30ns)   --->   "%add_ln740_298 = add i9 %sext_ln1171_998, i9 %sext_ln38_15"   --->   Operation 3865 'add' 'add_ln740_298' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3866 [1/1] (1.41ns)   --->   "%add_ln740_326 = add i11 %sext_ln717_66, i11 %sext_ln1171_1112"   --->   Operation 3866 'add' 'add_ln740_326' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3867 [1/1] (1.36ns)   --->   "%add_ln740_329 = add i10 %sext_ln1171_1119, i10 %sext_ln1171_1122"   --->   Operation 3867 'add' 'add_ln740_329' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3868 [1/1] (1.36ns)   --->   "%add_ln740_346 = add i10 %sext_ln42_29, i10 %sext_ln42_31"   --->   Operation 3868 'add' 'add_ln740_346' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3869 [1/1] (1.36ns)   --->   "%add_ln740_347 = add i10 %sext_ln1171_1171, i10 %sext_ln1171_1173"   --->   Operation 3869 'add' 'add_ln740_347' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3870 [1/1] (1.41ns)   --->   "%add_ln740_371 = add i11 %sext_ln1171_1226, i11 %sext_ln717_156"   --->   Operation 3870 'add' 'add_ln740_371' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3871 [1/1] (1.36ns)   --->   "%add_ln740_373 = add i10 %sext_ln1171_1231, i10 %sext_ln1171_1233"   --->   Operation 3871 'add' 'add_ln740_373' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3872 [1/1] (1.41ns)   --->   "%add_ln740_374 = add i11 %sext_ln42_39, i11 %sext_ln1171_1238"   --->   Operation 3872 'add' 'add_ln740_374' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3873 [1/1] (1.36ns)   --->   "%add_ln740_378 = add i10 %sext_ln717_164, i10 %sext_ln1171_1245"   --->   Operation 3873 'add' 'add_ln740_378' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3874 [1/1] (1.41ns)   --->   "%add_ln740_381 = add i11 %sext_ln1171_1256, i11 %sext_ln1171_1260"   --->   Operation 3874 'add' 'add_ln740_381' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3875 [1/1] (1.36ns)   --->   "%add_ln740_384 = add i10 %sext_ln1171_1267, i10 %sext_ln1171_1271"   --->   Operation 3875 'add' 'add_ln740_384' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3876 [1/1] (1.30ns)   --->   "%add_ln740_396 = add i9 %sext_ln1171_1300, i9 %sext_ln1171_1303"   --->   Operation 3876 'add' 'add_ln740_396' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3877 [1/1] (1.41ns)   --->   "%add_ln740_402 = add i11 %sext_ln717_196, i11 %sext_ln1171_1328"   --->   Operation 3877 'add' 'add_ln740_402' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3878 [1/1] (1.36ns)   --->   "%add_ln740_409 = add i10 %sext_ln717_204, i10 %sext_ln717_205"   --->   Operation 3878 'add' 'add_ln740_409' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3879 [1/1] (1.41ns)   --->   "%add_ln740_430 = add i11 %sext_ln42_53, i11 %sext_ln1171_1411"   --->   Operation 3879 'add' 'add_ln740_430' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3880 [1/1] (1.36ns)   --->   "%add_ln740_436 = add i10 %sext_ln717_247, i10 %sext_ln1171_1425"   --->   Operation 3880 'add' 'add_ln740_436' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3881 [1/1] (1.36ns)   --->   "%add_ln740_437 = add i10 %sext_ln1171_1429, i10 %sext_ln42_57"   --->   Operation 3881 'add' 'add_ln740_437' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3882 [1/1] (1.41ns)   --->   "%add_ln740_442 = add i11 %sext_ln1171_1445, i11 %sext_ln1171_1448"   --->   Operation 3882 'add' 'add_ln740_442' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3883 [1/1] (1.41ns)   --->   "%add_ln740_443 = add i11 %sext_ln1171_1451, i11 %sext_ln717_260"   --->   Operation 3883 'add' 'add_ln740_443' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3884 [1/1] (1.30ns)   --->   "%add_ln740_451 = add i9 %sext_ln717_274, i9 %sext_ln1171_1470"   --->   Operation 3884 'add' 'add_ln740_451' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3885 [1/1] (1.30ns)   --->   "%add_ln740_452 = add i9 %sext_ln1171_275, i9 %sext_ln42_4"   --->   Operation 3885 'add' 'add_ln740_452' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3886 [1/1] (1.30ns)   --->   "%add_ln740_455 = add i9 %sext_ln1171_644, i9 %sext_ln712_224"   --->   Operation 3886 'add' 'add_ln740_455' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3887 [1/1] (0.00ns)   --->   "%sext_ln740_54 = sext i9 %add_ln740_455"   --->   Operation 3887 'sext' 'sext_ln740_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3888 [1/1] (1.36ns)   --->   "%add_ln740_456 = add i10 %sext_ln740_54, i10 %sext_ln717_161"   --->   Operation 3888 'add' 'add_ln740_456' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3889 [1/1] (1.30ns)   --->   "%add_ln740_457 = add i9 %sext_ln712_238, i9 %sext_ln1171_747"   --->   Operation 3889 'add' 'add_ln740_457' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3890 [1/1] (0.00ns)   --->   "%sext_ln740_56 = sext i9 %add_ln740_457"   --->   Operation 3890 'sext' 'sext_ln740_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3891 [1/1] (1.30ns)   --->   "%add_ln740_458 = add i9 %sext_ln712_263, i9 %sext_ln712_278"   --->   Operation 3891 'add' 'add_ln740_458' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3892 [1/1] (0.00ns)   --->   "%sext_ln740_57 = sext i9 %add_ln740_458"   --->   Operation 3892 'sext' 'sext_ln740_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3893 [1/1] (1.36ns)   --->   "%add_ln740_459 = add i10 %sext_ln740_57, i10 %sext_ln740_56"   --->   Operation 3893 'add' 'add_ln740_459' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3894 [1/1] (1.31ns)   --->   "%add_ln740_462 = add i8 %sext_ln712_63, i8 %sext_ln712_68"   --->   Operation 3894 'add' 'add_ln740_462' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3895 [1/1] (0.00ns)   --->   "%sext_ln740_60 = sext i8 %add_ln740_462"   --->   Operation 3895 'sext' 'sext_ln740_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3896 [1/1] (1.30ns)   --->   "%add_ln740_463 = add i9 %sext_ln740_60, i9 %sext_ln717_252"   --->   Operation 3896 'add' 'add_ln740_463' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3897 [1/1] (1.31ns)   --->   "%add_ln740_464 = add i8 %sext_ln712_78, i8 %sext_ln712_80"   --->   Operation 3897 'add' 'add_ln740_464' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3898 [1/1] (0.00ns)   --->   "%sext_ln740_62 = sext i8 %add_ln740_464"   --->   Operation 3898 'sext' 'sext_ln740_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3899 [1/1] (1.31ns)   --->   "%add_ln740_465 = add i8 %sext_ln712_85, i8 %sext_ln712_88"   --->   Operation 3899 'add' 'add_ln740_465' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3900 [1/1] (0.00ns)   --->   "%sext_ln740_63 = sext i8 %add_ln740_465"   --->   Operation 3900 'sext' 'sext_ln740_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3901 [1/1] (1.30ns)   --->   "%add_ln740_466 = add i9 %sext_ln740_63, i9 %sext_ln740_62"   --->   Operation 3901 'add' 'add_ln740_466' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3902 [1/1] (1.31ns)   --->   "%add_ln740_468 = add i8 %sext_ln712_157, i8 %sext_ln712_159"   --->   Operation 3902 'add' 'add_ln740_468' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3903 [1/1] (0.00ns)   --->   "%sext_ln740_66 = sext i8 %add_ln740_468"   --->   Operation 3903 'sext' 'sext_ln740_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3904 [1/1] (1.30ns)   --->   "%add_ln740_469 = add i9 %sext_ln740_66, i9 %sext_ln712_111"   --->   Operation 3904 'add' 'add_ln740_469' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3905 [1/1] (1.31ns)   --->   "%add_ln740_470 = add i8 %sext_ln712_167, i8 %sext_ln712_170"   --->   Operation 3905 'add' 'add_ln740_470' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3906 [1/1] (0.00ns)   --->   "%sext_ln740_68 = sext i8 %add_ln740_470"   --->   Operation 3906 'sext' 'sext_ln740_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3907 [1/1] (1.31ns)   --->   "%add_ln740_471 = add i8 %sext_ln712_199, i8 %sext_ln712_207"   --->   Operation 3907 'add' 'add_ln740_471' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3908 [1/1] (0.00ns)   --->   "%sext_ln740_69 = sext i8 %add_ln740_471"   --->   Operation 3908 'sext' 'sext_ln740_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3909 [1/1] (1.30ns)   --->   "%add_ln740_472 = add i9 %sext_ln740_69, i9 %sext_ln740_68"   --->   Operation 3909 'add' 'add_ln740_472' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3910 [1/1] (1.31ns)   --->   "%add_ln740_476 = add i8 %sext_ln712_267, i8 %sext_ln712_279"   --->   Operation 3910 'add' 'add_ln740_476' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3911 [1/1] (0.00ns)   --->   "%sext_ln740_73 = sext i8 %add_ln740_476"   --->   Operation 3911 'sext' 'sext_ln740_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3912 [1/1] (1.30ns)   --->   "%add_ln740_477 = add i9 %sext_ln740_73, i9 %sext_ln712_235"   --->   Operation 3912 'add' 'add_ln740_477' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3913 [1/1] (1.28ns)   --->   "%add_ln740_478 = add i7 %sext_ln712_66, i7 %sext_ln712_73"   --->   Operation 3913 'add' 'add_ln740_478' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3914 [1/1] (0.00ns)   --->   "%sext_ln740_75 = sext i7 %add_ln740_478"   --->   Operation 3914 'sext' 'sext_ln740_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3915 [1/1] (1.28ns)   --->   "%add_ln740_479 = add i7 %sext_ln712_74, i7 %sext_ln712_96"   --->   Operation 3915 'add' 'add_ln740_479' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3916 [1/1] (0.00ns)   --->   "%sext_ln740_76 = sext i7 %add_ln740_479"   --->   Operation 3916 'sext' 'sext_ln740_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3917 [1/1] (1.31ns)   --->   "%add_ln740_480 = add i8 %sext_ln740_76, i8 %sext_ln740_75"   --->   Operation 3917 'add' 'add_ln740_480' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3918 [1/1] (1.28ns)   --->   "%add_ln740_482 = add i7 %sext_ln712_108, i7 %sext_ln712_114"   --->   Operation 3918 'add' 'add_ln740_482' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3919 [1/1] (0.00ns)   --->   "%sext_ln740_79 = sext i7 %add_ln740_482"   --->   Operation 3919 'sext' 'sext_ln740_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3920 [1/1] (1.31ns)   --->   "%add_ln740_483 = add i8 %sext_ln740_79, i8 %sext_ln712_100"   --->   Operation 3920 'add' 'add_ln740_483' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3921 [1/1] (1.28ns)   --->   "%add_ln740_484 = add i7 %sext_ln712_131, i7 %sext_ln712_138"   --->   Operation 3921 'add' 'add_ln740_484' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3922 [1/1] (0.00ns)   --->   "%sext_ln740_81 = sext i7 %add_ln740_484"   --->   Operation 3922 'sext' 'sext_ln740_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3923 [1/1] (1.28ns)   --->   "%add_ln740_485 = add i7 %sext_ln712_145, i7 %sext_ln712_153"   --->   Operation 3923 'add' 'add_ln740_485' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3924 [1/1] (0.00ns)   --->   "%sext_ln740_82 = sext i7 %add_ln740_485"   --->   Operation 3924 'sext' 'sext_ln740_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3925 [1/1] (1.31ns)   --->   "%add_ln740_486 = add i8 %sext_ln740_82, i8 %sext_ln740_81"   --->   Operation 3925 'add' 'add_ln740_486' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3926 [1/1] (1.28ns)   --->   "%add_ln740_489 = add i7 %sext_ln712_169, i7 %sext_ln712_181"   --->   Operation 3926 'add' 'add_ln740_489' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3927 [1/1] (0.00ns)   --->   "%sext_ln740_85 = sext i7 %add_ln740_489"   --->   Operation 3927 'sext' 'sext_ln740_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3928 [1/1] (1.31ns)   --->   "%add_ln740_490 = add i8 %sext_ln740_85, i8 %sext_ln712_155"   --->   Operation 3928 'add' 'add_ln740_490' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3929 [1/1] (1.28ns)   --->   "%add_ln740_491 = add i7 %sext_ln712_196, i7 %sext_ln712_211"   --->   Operation 3929 'add' 'add_ln740_491' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3930 [1/1] (0.00ns)   --->   "%sext_ln740_87 = sext i7 %add_ln740_491"   --->   Operation 3930 'sext' 'sext_ln740_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3931 [1/1] (1.28ns)   --->   "%add_ln740_492 = add i7 %sext_ln712_221, i7 %sext_ln712_257"   --->   Operation 3931 'add' 'add_ln740_492' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3932 [1/1] (0.00ns)   --->   "%sext_ln740_88 = sext i7 %add_ln740_492"   --->   Operation 3932 'sext' 'sext_ln740_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3933 [1/1] (1.31ns)   --->   "%add_ln740_493 = add i8 %sext_ln740_88, i8 %sext_ln740_87"   --->   Operation 3933 'add' 'add_ln740_493' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3934 [1/1] (1.28ns)   --->   "%add_ln740_495 = add i7 %sext_ln712_287, i7 %sext_ln712_289"   --->   Operation 3934 'add' 'add_ln740_495' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3935 [1/1] (0.00ns)   --->   "%sext_ln740_91 = sext i7 %add_ln740_495"   --->   Operation 3935 'sext' 'sext_ln740_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3936 [1/1] (1.31ns)   --->   "%add_ln740_496 = add i8 %sext_ln740_91, i8 %sext_ln712_261"   --->   Operation 3936 'add' 'add_ln740_496' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3937 [1/1] (1.28ns)   --->   "%add_ln740_497 = add i7 %sext_ln712_290, i7 %sext_ln712_291"   --->   Operation 3937 'add' 'add_ln740_497' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3938 [1/1] (0.00ns)   --->   "%sext_ln740_93 = sext i7 %add_ln740_497"   --->   Operation 3938 'sext' 'sext_ln740_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3939 [1/1] (1.28ns)   --->   "%add_ln740_498 = add i7 %sext_ln712_293, i7 24"   --->   Operation 3939 'add' 'add_ln740_498' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3940 [1/1] (0.00ns)   --->   "%sext_ln740_94 = sext i7 %add_ln740_498"   --->   Operation 3940 'sext' 'sext_ln740_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3941 [1/1] (1.31ns)   --->   "%add_ln740_499 = add i8 %sext_ln740_94, i8 %sext_ln740_93"   --->   Operation 3941 'add' 'add_ln740_499' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3942 [1/1] (1.36ns)   --->   "%add_ln740_519 = add i10 %sext_ln1171_1003, i10 %sext_ln1171_1004"   --->   Operation 3942 'add' 'add_ln740_519' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3943 [1/1] (1.30ns)   --->   "%add_ln740_564 = add i9 %sext_ln717_116, i9 %sext_ln1171_1176"   --->   Operation 3943 'add' 'add_ln740_564' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3944 [1/1] (1.36ns)   --->   "%add_ln740_571 = add i10 %sext_ln38_72, i10 %sext_ln1171_1195"   --->   Operation 3944 'add' 'add_ln740_571' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3945 [1/1] (1.36ns)   --->   "%add_ln740_577 = add i10 %sext_ln1171_1218, i10 %sext_ln1171_1224"   --->   Operation 3945 'add' 'add_ln740_577' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3946 [1/1] (1.36ns)   --->   "%add_ln740_578 = add i10 %sext_ln1171_1225, i10 %sext_ln1171_1227"   --->   Operation 3946 'add' 'add_ln740_578' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3947 [1/1] (1.36ns)   --->   "%add_ln740_583 = add i10 %sext_ln42_38, i10 %sext_ln1171_1236"   --->   Operation 3947 'add' 'add_ln740_583' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3948 [1/1] (1.36ns)   --->   "%add_ln740_611 = add i10 %sext_ln1171_1341, i10 %sext_ln1171_1342"   --->   Operation 3948 'add' 'add_ln740_611' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3949 [1/1] (1.41ns)   --->   "%add_ln740_631 = add i11 %sext_ln1171_1426, i11 %sext_ln1171_1430"   --->   Operation 3949 'add' 'add_ln740_631' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3950 [1/1] (1.36ns)   --->   "%add_ln740_632 = add i10 %sext_ln1171_1437, i10 %sext_ln1171_1441"   --->   Operation 3950 'add' 'add_ln740_632' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3951 [1/1] (1.30ns)   --->   "%add_ln740_637 = add i9 %sext_ln1171_1447, i9 %sext_ln1171_1449"   --->   Operation 3951 'add' 'add_ln740_637' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3952 [1/1] (1.36ns)   --->   "%add_ln740_639 = add i10 %sext_ln1171_1458, i10 %sext_ln717_262"   --->   Operation 3952 'add' 'add_ln740_639' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3953 [1/1] (1.30ns)   --->   "%add_ln740_645 = add i9 %sext_ln717_109, i9 %sext_ln712_144"   --->   Operation 3953 'add' 'add_ln740_645' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3954 [1/1] (1.30ns)   --->   "%add_ln740_649 = add i9 %sext_ln717_199, i9 %sext_ln712_238"   --->   Operation 3954 'add' 'add_ln740_649' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3955 [1/1] (0.00ns)   --->   "%sext_ln740_100 = sext i9 %add_ln740_649"   --->   Operation 3955 'sext' 'sext_ln740_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3956 [1/1] (1.36ns)   --->   "%add_ln740_650 = add i10 %sext_ln740_100, i10 %sext_ln712_188"   --->   Operation 3956 'add' 'add_ln740_650' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3957 [1/1] (1.30ns)   --->   "%add_ln740_651 = add i9 %sext_ln1171_842, i9 %sext_ln712_268"   --->   Operation 3957 'add' 'add_ln740_651' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3958 [1/1] (0.00ns)   --->   "%sext_ln740_102 = sext i9 %add_ln740_651"   --->   Operation 3958 'sext' 'sext_ln740_102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3959 [1/1] (1.30ns)   --->   "%add_ln740_652 = add i9 %sext_ln1171_888, i9 %sext_ln717_265"   --->   Operation 3959 'add' 'add_ln740_652' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3960 [1/1] (0.00ns)   --->   "%sext_ln740_103 = sext i9 %add_ln740_652"   --->   Operation 3960 'sext' 'sext_ln740_103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3961 [1/1] (1.36ns)   --->   "%add_ln740_653 = add i10 %sext_ln740_103, i10 %sext_ln740_102"   --->   Operation 3961 'add' 'add_ln740_653' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3962 [1/1] (1.30ns)   --->   "%add_ln740_655 = add i9 %sext_ln740_62, i9 %sext_ln712_69"   --->   Operation 3962 'add' 'add_ln740_655' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3963 [1/1] (1.31ns)   --->   "%add_ln740_656 = add i8 %sext_ln712_94, i8 %sext_ln712_110"   --->   Operation 3963 'add' 'add_ln740_656' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3964 [1/1] (0.00ns)   --->   "%sext_ln740_107 = sext i8 %add_ln740_656"   --->   Operation 3964 'sext' 'sext_ln740_107' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3965 [1/1] (1.30ns)   --->   "%add_ln740_657 = add i9 %sext_ln740_107, i9 %sext_ln740_63"   --->   Operation 3965 'add' 'add_ln740_657' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3966 [1/1] (1.31ns)   --->   "%add_ln740_662 = add i8 %sext_ln712_130, i8 %sext_ln712_132"   --->   Operation 3966 'add' 'add_ln740_662' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3967 [1/1] (0.00ns)   --->   "%sext_ln740_111 = sext i8 %add_ln740_662"   --->   Operation 3967 'sext' 'sext_ln740_111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3968 [1/1] (1.30ns)   --->   "%add_ln740_663 = add i9 %sext_ln740_111, i9 %sext_ln712_121"   --->   Operation 3968 'add' 'add_ln740_663' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3969 [1/1] (1.31ns)   --->   "%add_ln740_664 = add i8 %sext_ln712_159, i8 %sext_ln712_167"   --->   Operation 3969 'add' 'add_ln740_664' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3970 [1/1] (0.00ns)   --->   "%sext_ln740_113 = sext i8 %add_ln740_664"   --->   Operation 3970 'sext' 'sext_ln740_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3971 [1/1] (1.30ns)   --->   "%add_ln740_665 = add i9 %sext_ln740_113, i9 %sext_ln712_134"   --->   Operation 3971 'add' 'add_ln740_665' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3972 [1/1] (1.31ns)   --->   "%add_ln740_667 = add i8 %sext_ln712_170, i8 %sext_ln712_172"   --->   Operation 3972 'add' 'add_ln740_667' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3973 [1/1] (0.00ns)   --->   "%sext_ln740_116 = sext i8 %add_ln740_667"   --->   Operation 3973 'sext' 'sext_ln740_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3974 [1/1] (1.30ns)   --->   "%add_ln740_668 = add i9 %sext_ln740_116, i9 %sext_ln712_168"   --->   Operation 3974 'add' 'add_ln740_668' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3975 [1/1] (1.31ns)   --->   "%add_ln740_669 = add i8 %sext_ln712_174, i8 %sext_ln712_175"   --->   Operation 3975 'add' 'add_ln740_669' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3976 [1/1] (0.00ns)   --->   "%sext_ln740_118 = sext i8 %add_ln740_669"   --->   Operation 3976 'sext' 'sext_ln740_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3977 [1/1] (1.31ns)   --->   "%add_ln740_670 = add i8 %sext_ln712_193, i8 %sext_ln712_195"   --->   Operation 3977 'add' 'add_ln740_670' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3978 [1/1] (0.00ns)   --->   "%sext_ln740_119 = sext i8 %add_ln740_670"   --->   Operation 3978 'sext' 'sext_ln740_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3979 [1/1] (1.30ns)   --->   "%add_ln740_671 = add i9 %sext_ln740_119, i9 %sext_ln740_118"   --->   Operation 3979 'add' 'add_ln740_671' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3980 [1/1] (1.31ns)   --->   "%add_ln740_674 = add i8 %sext_ln712_219, i8 %sext_ln712_234"   --->   Operation 3980 'add' 'add_ln740_674' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3981 [1/1] (0.00ns)   --->   "%sext_ln740_123 = sext i8 %add_ln740_674"   --->   Operation 3981 'sext' 'sext_ln740_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3982 [1/1] (1.30ns)   --->   "%add_ln740_675 = add i9 %sext_ln740_123, i9 %sext_ln712_202"   --->   Operation 3982 'add' 'add_ln740_675' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3983 [1/1] (1.31ns)   --->   "%add_ln740_676 = add i8 %sext_ln712_246, i8 %sext_ln712_250"   --->   Operation 3983 'add' 'add_ln740_676' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3984 [1/1] (0.00ns)   --->   "%sext_ln740_125 = sext i8 %add_ln740_676"   --->   Operation 3984 'sext' 'sext_ln740_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3985 [1/1] (1.31ns)   --->   "%add_ln740_677 = add i8 %sext_ln712_254, i8 %sext_ln712_258"   --->   Operation 3985 'add' 'add_ln740_677' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3986 [1/1] (0.00ns)   --->   "%sext_ln740_126 = sext i8 %add_ln740_677"   --->   Operation 3986 'sext' 'sext_ln740_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3987 [1/1] (1.30ns)   --->   "%add_ln740_678 = add i9 %sext_ln740_126, i9 %sext_ln740_125"   --->   Operation 3987 'add' 'add_ln740_678' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3988 [1/1] (1.31ns)   --->   "%add_ln740_680 = add i8 %sext_ln712_282, i8 240"   --->   Operation 3988 'add' 'add_ln740_680' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3989 [1/1] (0.00ns)   --->   "%sext_ln740_129 = sext i8 %add_ln740_680"   --->   Operation 3989 'sext' 'sext_ln740_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3990 [1/1] (1.30ns)   --->   "%add_ln740_681 = add i9 %sext_ln740_129, i9 %sext_ln712_274"   --->   Operation 3990 'add' 'add_ln740_681' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3991 [1/1] (1.28ns)   --->   "%add_ln740_682 = add i7 %sext_ln712_59, i7 %sext_ln712_64"   --->   Operation 3991 'add' 'add_ln740_682' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3992 [1/1] (0.00ns)   --->   "%sext_ln740_131 = sext i7 %add_ln740_682"   --->   Operation 3992 'sext' 'sext_ln740_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3993 [1/1] (1.28ns)   --->   "%add_ln740_683 = add i7 %sext_ln712_91, i7 %sext_ln712_99"   --->   Operation 3993 'add' 'add_ln740_683' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3994 [1/1] (0.00ns)   --->   "%sext_ln740_132 = sext i7 %add_ln740_683"   --->   Operation 3994 'sext' 'sext_ln740_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3995 [1/1] (1.31ns)   --->   "%add_ln740_684 = add i8 %sext_ln740_132, i8 %sext_ln740_131"   --->   Operation 3995 'add' 'add_ln740_684' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3996 [1/1] (1.28ns)   --->   "%add_ln740_688 = add i7 %sext_ln712_113, i7 %sext_ln712_120"   --->   Operation 3996 'add' 'add_ln740_688' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3997 [1/1] (0.00ns)   --->   "%sext_ln740_137 = sext i7 %add_ln740_688"   --->   Operation 3997 'sext' 'sext_ln740_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3998 [1/1] (1.31ns)   --->   "%add_ln740_689 = add i8 %sext_ln740_137, i8 %sext_ln712_107"   --->   Operation 3998 'add' 'add_ln740_689' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 3999 [1/1] (1.31ns)   --->   "%add_ln740_690 = add i8 %sext_ln740_82, i8 %sext_ln712_126"   --->   Operation 3999 'add' 'add_ln740_690' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4000 [1/1] (1.28ns)   --->   "%add_ln740_692 = add i7 %sext_ln712_169, i7 %sext_ln712_178"   --->   Operation 4000 'add' 'add_ln740_692' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4001 [1/1] (0.00ns)   --->   "%sext_ln740_141 = sext i7 %add_ln740_692"   --->   Operation 4001 'sext' 'sext_ln740_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4002 [1/1] (1.31ns)   --->   "%add_ln740_693 = add i8 %sext_ln740_141, i8 %sext_ln712_155"   --->   Operation 4002 'add' 'add_ln740_693' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4003 [1/1] (1.28ns)   --->   "%add_ln740_694 = add i7 %sext_ln712_185, i7 %sext_ln712_194"   --->   Operation 4003 'add' 'add_ln740_694' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4004 [1/1] (0.00ns)   --->   "%sext_ln740_143 = sext i7 %add_ln740_694"   --->   Operation 4004 'sext' 'sext_ln740_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4005 [1/1] (1.28ns)   --->   "%add_ln740_695 = add i7 %sext_ln712_198, i7 %sext_ln712_206"   --->   Operation 4005 'add' 'add_ln740_695' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4006 [1/1] (0.00ns)   --->   "%sext_ln740_144 = sext i7 %add_ln740_695"   --->   Operation 4006 'sext' 'sext_ln740_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4007 [1/1] (1.31ns)   --->   "%add_ln740_696 = add i8 %sext_ln740_144, i8 %sext_ln740_143"   --->   Operation 4007 'add' 'add_ln740_696' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4008 [1/1] (1.28ns)   --->   "%add_ln740_699 = add i7 %sext_ln712_217, i7 %sext_ln712_229"   --->   Operation 4008 'add' 'add_ln740_699' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4009 [1/1] (0.00ns)   --->   "%sext_ln740_148 = sext i7 %add_ln740_699"   --->   Operation 4009 'sext' 'sext_ln740_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4010 [1/1] (1.31ns)   --->   "%add_ln740_700 = add i8 %sext_ln740_148, i8 %sext_ln712_215"   --->   Operation 4010 'add' 'add_ln740_700' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4011 [1/1] (1.28ns)   --->   "%add_ln740_701 = add i7 %sext_ln712_231, i7 %sext_ln712_232"   --->   Operation 4011 'add' 'add_ln740_701' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4012 [1/1] (0.00ns)   --->   "%sext_ln740_150 = sext i7 %add_ln740_701"   --->   Operation 4012 'sext' 'sext_ln740_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4013 [1/1] (1.28ns)   --->   "%add_ln740_702 = add i7 %sext_ln712_242, i7 %sext_ln712_252"   --->   Operation 4013 'add' 'add_ln740_702' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4014 [1/1] (0.00ns)   --->   "%sext_ln740_151 = sext i7 %add_ln740_702"   --->   Operation 4014 'sext' 'sext_ln740_151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4015 [1/1] (1.31ns)   --->   "%add_ln740_703 = add i8 %sext_ln740_151, i8 %sext_ln740_150"   --->   Operation 4015 'add' 'add_ln740_703' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4016 [1/1] (1.28ns)   --->   "%add_ln740_705 = add i7 %sext_ln712_277, i7 %sext_ln712_281"   --->   Operation 4016 'add' 'add_ln740_705' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4017 [1/1] (0.00ns)   --->   "%sext_ln740_154 = sext i7 %add_ln740_705"   --->   Operation 4017 'sext' 'sext_ln740_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4018 [1/1] (1.31ns)   --->   "%add_ln740_706 = add i8 %sext_ln740_154, i8 %sext_ln712_261"   --->   Operation 4018 'add' 'add_ln740_706' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4019 [1/1] (1.28ns)   --->   "%add_ln740_707 = add i7 %sext_ln712_285, i7 %sext_ln712_289"   --->   Operation 4019 'add' 'add_ln740_707' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4020 [1/1] (0.00ns)   --->   "%sext_ln740_156 = sext i7 %add_ln740_707"   --->   Operation 4020 'sext' 'sext_ln740_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4021 [1/1] (1.28ns)   --->   "%add_ln740_708 = add i7 %sext_ln712_290, i7 %sext_ln712_294"   --->   Operation 4021 'add' 'add_ln740_708' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4022 [1/1] (0.00ns)   --->   "%sext_ln740_157 = sext i7 %add_ln740_708"   --->   Operation 4022 'sext' 'sext_ln740_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4023 [1/1] (1.31ns)   --->   "%add_ln740_709 = add i8 %sext_ln740_157, i8 %sext_ln740_156"   --->   Operation 4023 'add' 'add_ln740_709' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4024 [1/1] (1.36ns)   --->   "%add_ln740_744 = add i10 %sext_ln1171_1060, i10 %sext_ln1171_1064"   --->   Operation 4024 'add' 'add_ln740_744' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4025 [1/1] (1.30ns)   --->   "%add_ln740_763 = add i9 %sext_ln38_51, i9 %sext_ln1171_1134"   --->   Operation 4025 'add' 'add_ln740_763' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4026 [1/1] (1.30ns)   --->   "%add_ln740_784 = add i9 %sext_ln717_115, i9 %sext_ln717_116"   --->   Operation 4026 'add' 'add_ln740_784' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4027 [1/1] (1.36ns)   --->   "%add_ln740_791 = add i10 %sext_ln38_72, i10 %sext_ln717_131"   --->   Operation 4027 'add' 'add_ln740_791' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4028 [1/1] (1.41ns)   --->   "%add_ln740_805 = add i11 %sext_ln1171_1232, i11 %sext_ln717_160"   --->   Operation 4028 'add' 'add_ln740_805' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4029 [1/1] (1.41ns)   --->   "%add_ln740_817 = add i11 %sext_ln717_175, i11 %sext_ln1171_1273"   --->   Operation 4029 'add' 'add_ln740_817' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4030 [1/1] (1.41ns)   --->   "%add_ln740_834 = add i11 %sext_ln1171_1332, i11 %sext_ln1171_1337"   --->   Operation 4030 'add' 'add_ln740_834' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4031 [1/1] (1.31ns)   --->   "%add_ln740_840 = add i8 %sext_ln1171_1347, i8 %sext_ln1171_1348"   --->   Operation 4031 'add' 'add_ln740_840' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4032 [1/1] (1.36ns)   --->   "%add_ln740_844 = add i10 %sext_ln1171_1359, i10 %sext_ln1171_1361"   --->   Operation 4032 'add' 'add_ln740_844' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4033 [1/1] (1.36ns)   --->   "%add_ln740_854 = add i10 %sext_ln1171_1387, i10 %sext_ln1171_1390"   --->   Operation 4033 'add' 'add_ln740_854' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4034 [1/1] (1.41ns)   --->   "%add_ln740_874 = add i11 %sext_ln1171_1444, i11 %sext_ln1171_1445"   --->   Operation 4034 'add' 'add_ln740_874' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4035 [1/1] (1.41ns)   --->   "%add_ln740_882 = add i11 %sext_ln1171_932, i11 %sext_ln717_264"   --->   Operation 4035 'add' 'add_ln740_882' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4036 [1/1] (1.41ns)   --->   "%add_ln740_883 = add i11 %sext_ln1171_1464, i11 %sext_ln717_270"   --->   Operation 4036 'add' 'add_ln740_883' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4037 [1/1] (1.30ns)   --->   "%add_ln740_888 = add i9 %sext_ln712_109, i9 %sext_ln712_115"   --->   Operation 4037 'add' 'add_ln740_888' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4038 [1/1] (0.00ns)   --->   "%sext_ln740_163 = sext i9 %add_ln740_888"   --->   Operation 4038 'sext' 'sext_ln740_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4039 [1/1] (1.30ns)   --->   "%add_ln740_889 = add i9 %sext_ln712_186, i9 %sext_ln712_203"   --->   Operation 4039 'add' 'add_ln740_889' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4040 [1/1] (0.00ns)   --->   "%sext_ln740_164 = sext i9 %add_ln740_889"   --->   Operation 4040 'sext' 'sext_ln740_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4041 [1/1] (1.36ns)   --->   "%add_ln740_890 = add i10 %sext_ln740_164, i10 %sext_ln740_163"   --->   Operation 4041 'add' 'add_ln740_890' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4042 [1/1] (1.30ns)   --->   "%add_ln740_893 = add i9 %sext_ln712_243, i9 456"   --->   Operation 4042 'add' 'add_ln740_893' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4043 [1/1] (0.00ns)   --->   "%sext_ln740_166 = sext i9 %add_ln740_893"   --->   Operation 4043 'sext' 'sext_ln740_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4044 [1/1] (1.36ns)   --->   "%add_ln740_894 = add i10 %sext_ln740_166, i10 %sext_ln712_237"   --->   Operation 4044 'add' 'add_ln740_894' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4045 [1/1] (1.31ns)   --->   "%add_ln740_895 = add i8 %sext_ln712_62, i8 %sext_ln712_68"   --->   Operation 4045 'add' 'add_ln740_895' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4046 [1/1] (0.00ns)   --->   "%sext_ln740_168 = sext i8 %add_ln740_895"   --->   Operation 4046 'sext' 'sext_ln740_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4047 [1/1] (1.31ns)   --->   "%add_ln740_896 = add i8 %sext_ln712_75, i8 %sext_ln712_80"   --->   Operation 4047 'add' 'add_ln740_896' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4048 [1/1] (0.00ns)   --->   "%sext_ln740_169 = sext i8 %add_ln740_896"   --->   Operation 4048 'sext' 'sext_ln740_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4049 [1/1] (1.30ns)   --->   "%add_ln740_897 = add i9 %sext_ln740_169, i9 %sext_ln740_168"   --->   Operation 4049 'add' 'add_ln740_897' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4050 [1/1] (1.31ns)   --->   "%add_ln740_899 = add i8 %sext_ln712_94, i8 %sext_ln712_117"   --->   Operation 4050 'add' 'add_ln740_899' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4051 [1/1] (0.00ns)   --->   "%sext_ln740_171 = sext i8 %add_ln740_899"   --->   Operation 4051 'sext' 'sext_ln740_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4052 [1/1] (1.30ns)   --->   "%add_ln740_900 = add i9 %sext_ln740_171, i9 %sext_ln712_87"   --->   Operation 4052 'add' 'add_ln740_900' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4053 [1/1] (1.31ns)   --->   "%add_ln740_901 = add i8 %sext_ln712_122, i8 %sext_ln712_124"   --->   Operation 4053 'add' 'add_ln740_901' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4054 [1/1] (0.00ns)   --->   "%sext_ln740_173 = sext i8 %add_ln740_901"   --->   Operation 4054 'sext' 'sext_ln740_173' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4055 [1/1] (1.30ns)   --->   "%add_ln740_902 = add i9 %sext_ln740_111, i9 %sext_ln740_173"   --->   Operation 4055 'add' 'add_ln740_902' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4056 [1/1] (1.30ns)   --->   "%add_ln740_906 = add i9 %sext_ln740_113, i9 %sext_ln712_156"   --->   Operation 4056 'add' 'add_ln740_906' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4057 [1/1] (1.31ns)   --->   "%add_ln740_907 = add i8 %sext_ln712_172, i8 %sext_ln712_189"   --->   Operation 4057 'add' 'add_ln740_907' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4058 [1/1] (0.00ns)   --->   "%sext_ln740_178 = sext i8 %add_ln740_907"   --->   Operation 4058 'sext' 'sext_ln740_178' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4059 [1/1] (1.31ns)   --->   "%add_ln740_908 = add i8 %sext_ln712_218, i8 %sext_ln712_227"   --->   Operation 4059 'add' 'add_ln740_908' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4060 [1/1] (0.00ns)   --->   "%sext_ln740_179 = sext i8 %add_ln740_908"   --->   Operation 4060 'sext' 'sext_ln740_179' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4061 [1/1] (1.30ns)   --->   "%add_ln740_909 = add i9 %sext_ln740_179, i9 %sext_ln740_178"   --->   Operation 4061 'add' 'add_ln740_909' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4062 [1/1] (1.31ns)   --->   "%add_ln740_911 = add i8 %sext_ln712_249, i8 %sext_ln712_269"   --->   Operation 4062 'add' 'add_ln740_911' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4063 [1/1] (0.00ns)   --->   "%sext_ln740_182 = sext i8 %add_ln740_911"   --->   Operation 4063 'sext' 'sext_ln740_182' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4064 [1/1] (1.30ns)   --->   "%add_ln740_912 = add i9 %sext_ln740_182, i9 %sext_ln712_240"   --->   Operation 4064 'add' 'add_ln740_912' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4065 [1/1] (1.28ns)   --->   "%add_ln740_913 = add i7 %sext_ln712_79, i7 %sext_ln712_84"   --->   Operation 4065 'add' 'add_ln740_913' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4066 [1/1] (0.00ns)   --->   "%sext_ln740_184 = sext i7 %add_ln740_913"   --->   Operation 4066 'sext' 'sext_ln740_184' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4067 [1/1] (1.28ns)   --->   "%add_ln740_914 = add i7 %sext_ln712_123, i7 %sext_ln712_127"   --->   Operation 4067 'add' 'add_ln740_914' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4068 [1/1] (0.00ns)   --->   "%sext_ln740_185 = sext i7 %add_ln740_914"   --->   Operation 4068 'sext' 'sext_ln740_185' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4069 [1/1] (1.31ns)   --->   "%add_ln740_915 = add i8 %sext_ln740_185, i8 %sext_ln740_184"   --->   Operation 4069 'add' 'add_ln740_915' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4070 [1/1] (1.28ns)   --->   "%add_ln740_918 = add i7 %sext_ln712_152, i7 %sext_ln712_165"   --->   Operation 4070 'add' 'add_ln740_918' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4071 [1/1] (0.00ns)   --->   "%sext_ln740_189 = sext i7 %add_ln740_918"   --->   Operation 4071 'sext' 'sext_ln740_189' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4072 [1/1] (1.31ns)   --->   "%add_ln740_919 = add i8 %sext_ln740_189, i8 %sext_ln712_135"   --->   Operation 4072 'add' 'add_ln740_919' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4073 [1/1] (1.28ns)   --->   "%add_ln740_920 = add i7 %sext_ln712_169, i7 %sext_ln712_171"   --->   Operation 4073 'add' 'add_ln740_920' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4074 [1/1] (0.00ns)   --->   "%sext_ln740_191 = sext i7 %add_ln740_920"   --->   Operation 4074 'sext' 'sext_ln740_191' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4075 [1/1] (1.28ns)   --->   "%add_ln740_921 = add i7 %sext_ln712_192, i7 %sext_ln712_196"   --->   Operation 4075 'add' 'add_ln740_921' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4076 [1/1] (0.00ns)   --->   "%sext_ln740_192 = sext i7 %add_ln740_921"   --->   Operation 4076 'sext' 'sext_ln740_192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4077 [1/1] (1.31ns)   --->   "%add_ln740_922 = add i8 %sext_ln740_192, i8 %sext_ln740_191"   --->   Operation 4077 'add' 'add_ln740_922' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4078 [1/1] (1.28ns)   --->   "%add_ln740_924 = add i7 %sext_ln712_221, i7 %sext_ln712_232"   --->   Operation 4078 'add' 'add_ln740_924' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4079 [1/1] (0.00ns)   --->   "%sext_ln740_195 = sext i7 %add_ln740_924"   --->   Operation 4079 'sext' 'sext_ln740_195' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4080 [1/1] (1.31ns)   --->   "%add_ln740_925 = add i8 %sext_ln740_195, i8 %sext_ln712_210"   --->   Operation 4080 'add' 'add_ln740_925' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4081 [1/1] (1.28ns)   --->   "%add_ln740_926 = add i7 %sext_ln712_239, i7 %sext_ln712_251"   --->   Operation 4081 'add' 'add_ln740_926' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4082 [1/1] (0.00ns)   --->   "%sext_ln740_197 = sext i7 %add_ln740_926"   --->   Operation 4082 'sext' 'sext_ln740_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4083 [1/1] (1.28ns)   --->   "%add_ln740_927 = add i7 %sext_ln712_286, i7 %sext_ln712_290"   --->   Operation 4083 'add' 'add_ln740_927' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4084 [1/1] (0.00ns)   --->   "%sext_ln740_198 = sext i7 %add_ln740_927"   --->   Operation 4084 'sext' 'sext_ln740_198' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4085 [1/1] (1.31ns)   --->   "%add_ln740_928 = add i8 %sext_ln740_198, i8 %sext_ln740_197"   --->   Operation 4085 'add' 'add_ln740_928' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4086 [1/1] (1.36ns)   --->   "%add_ln740_989 = add i10 %sext_ln38_62, i10 %sext_ln1171_384"   --->   Operation 4086 'add' 'add_ln740_989' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4087 [1/1] (1.31ns)   --->   "%add_ln740_992 = add i8 %sext_ln42_32, i8 %sext_ln1171_1174"   --->   Operation 4087 'add' 'add_ln740_992' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4088 [1/1] (1.41ns)   --->   "%add_ln740_1011 = add i11 %sext_ln38_88, i11 %sext_ln42_37"   --->   Operation 4088 'add' 'add_ln740_1011' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4089 [1/1] (1.41ns)   --->   "%add_ln740_1017 = add i11 %sext_ln717_162, i11 %sext_ln38_93"   --->   Operation 4089 'add' 'add_ln740_1017' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4090 [1/1] (1.41ns)   --->   "%add_ln740_1028 = add i11 %sext_ln38_103, i11 %sext_ln38_104"   --->   Operation 4090 'add' 'add_ln740_1028' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4091 [1/1] (1.41ns)   --->   "%add_ln740_1052 = add i11 %sext_ln717_209, i11 %sext_ln1171_1360"   --->   Operation 4091 'add' 'add_ln740_1052' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4092 [1/1] (1.41ns)   --->   "%add_ln740_1086 = add i11 %sext_ln38_153, i11 %sext_ln38_154"   --->   Operation 4092 'add' 'add_ln740_1086' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4093 [1/1] (1.36ns)   --->   "%add_ln740_1093 = add i10 %sext_ln42_61, i10 %sext_ln712_296"   --->   Operation 4093 'add' 'add_ln740_1093' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4094 [1/1] (1.30ns)   --->   "%add_ln740_1094 = add i9 %sext_ln712_161, i9 %sext_ln1171_459"   --->   Operation 4094 'add' 'add_ln740_1094' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4095 [1/1] (1.30ns)   --->   "%add_ln740_1098 = add i9 %sext_ln712_223, i9 %sext_ln1171_731"   --->   Operation 4095 'add' 'add_ln740_1098' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4096 [1/1] (0.00ns)   --->   "%sext_ln740_204 = sext i9 %add_ln740_1098"   --->   Operation 4096 'sext' 'sext_ln740_204' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4097 [1/1] (1.36ns)   --->   "%add_ln740_1099 = add i10 %sext_ln740_204, i10 %sext_ln712_200"   --->   Operation 4097 'add' 'add_ln740_1099' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4098 [1/1] (1.30ns)   --->   "%add_ln740_1100 = add i9 %sext_ln712_278, i9 %sext_ln712_67"   --->   Operation 4098 'add' 'add_ln740_1100' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4099 [1/1] (0.00ns)   --->   "%sext_ln740_206 = sext i9 %add_ln740_1100"   --->   Operation 4099 'sext' 'sext_ln740_206' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4100 [1/1] (1.36ns)   --->   "%add_ln740_1101 = add i10 %sext_ln740_206, i10 %sext_ln712_253"   --->   Operation 4100 'add' 'add_ln740_1101' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4101 [1/1] (1.31ns)   --->   "%add_ln740_1103 = add i8 %sext_ln712_81, i8 %sext_ln712_104"   --->   Operation 4101 'add' 'add_ln740_1103' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4102 [1/1] (0.00ns)   --->   "%sext_ln740_209 = sext i8 %add_ln740_1103"   --->   Operation 4102 'sext' 'sext_ln740_209' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4103 [1/1] (1.30ns)   --->   "%add_ln740_1104 = add i9 %sext_ln740_209, i9 %sext_ln712_77"   --->   Operation 4103 'add' 'add_ln740_1104' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4104 [1/1] (1.31ns)   --->   "%add_ln740_1105 = add i8 %sext_ln712_129, i8 %sext_ln712_139"   --->   Operation 4104 'add' 'add_ln740_1105' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4105 [1/1] (0.00ns)   --->   "%sext_ln740_211 = sext i8 %add_ln740_1105"   --->   Operation 4105 'sext' 'sext_ln740_211' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4106 [1/1] (1.31ns)   --->   "%add_ln740_1106 = add i8 %sext_ln712_148, i8 %sext_ln712_164"   --->   Operation 4106 'add' 'add_ln740_1106' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4107 [1/1] (0.00ns)   --->   "%sext_ln740_212 = sext i8 %add_ln740_1106"   --->   Operation 4107 'sext' 'sext_ln740_212' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4108 [1/1] (1.30ns)   --->   "%add_ln740_1107 = add i9 %sext_ln740_212, i9 %sext_ln740_211"   --->   Operation 4108 'add' 'add_ln740_1107' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4109 [1/1] (1.31ns)   --->   "%add_ln740_1111 = add i8 %sext_ln712_205, i8 %sext_ln712_226"   --->   Operation 4109 'add' 'add_ln740_1111' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4110 [1/1] (0.00ns)   --->   "%sext_ln740_216 = sext i8 %add_ln740_1111"   --->   Operation 4110 'sext' 'sext_ln740_216' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4111 [1/1] (1.30ns)   --->   "%add_ln740_1112 = add i9 %sext_ln740_216, i9 %sext_ln712_182"   --->   Operation 4111 'add' 'add_ln740_1112' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4112 [1/1] (1.31ns)   --->   "%add_ln740_1113 = add i8 %sext_ln712_258, i8 %sext_ln712_279"   --->   Operation 4112 'add' 'add_ln740_1113' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4113 [1/1] (0.00ns)   --->   "%sext_ln740_218 = sext i8 %add_ln740_1113"   --->   Operation 4113 'sext' 'sext_ln740_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4114 [1/1] (1.30ns)   --->   "%add_ln740_1114 = add i9 %sext_ln740_218, i9 %sext_ln712_233"   --->   Operation 4114 'add' 'add_ln740_1114' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4115 [1/1] (1.31ns)   --->   "%add_ln740_1116 = add i7 %sext_ln712_90, i7 48"   --->   Operation 4115 'add' 'add_ln740_1116' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4116 [1/1] (0.00ns)   --->   "%zext_ln740 = zext i7 %add_ln740_1116"   --->   Operation 4116 'zext' 'zext_ln740' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4117 [1/1] (1.31ns)   --->   "%add_ln740_1117 = add i9 %zext_ln740, i9 %sext_ln712_292"   --->   Operation 4117 'add' 'add_ln740_1117' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4118 [1/1] (1.28ns)   --->   "%add_ln740_1118 = add i7 %sext_ln712_92, i7 %sext_ln712_102"   --->   Operation 4118 'add' 'add_ln740_1118' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4119 [1/1] (0.00ns)   --->   "%sext_ln740_222 = sext i7 %add_ln740_1118"   --->   Operation 4119 'sext' 'sext_ln740_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4120 [1/1] (1.28ns)   --->   "%add_ln740_1119 = add i7 %sext_ln712_106, i7 %sext_ln712_125"   --->   Operation 4120 'add' 'add_ln740_1119' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4121 [1/1] (0.00ns)   --->   "%sext_ln740_223 = sext i7 %add_ln740_1119"   --->   Operation 4121 'sext' 'sext_ln740_223' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4122 [1/1] (1.31ns)   --->   "%add_ln740_1120 = add i8 %sext_ln740_223, i8 %sext_ln740_222"   --->   Operation 4122 'add' 'add_ln740_1120' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4123 [1/1] (1.28ns)   --->   "%add_ln740_1123 = add i7 %sext_ln712_140, i7 %sext_ln712_151"   --->   Operation 4123 'add' 'add_ln740_1123' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4124 [1/1] (0.00ns)   --->   "%sext_ln740_227 = sext i7 %add_ln740_1123"   --->   Operation 4124 'sext' 'sext_ln740_227' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4125 [1/1] (1.31ns)   --->   "%add_ln740_1124 = add i8 %sext_ln740_227, i8 %sext_ln712_133"   --->   Operation 4125 'add' 'add_ln740_1124' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4126 [1/1] (1.28ns)   --->   "%add_ln740_1125 = add i7 %sext_ln712_197, i7 %sext_ln712_209"   --->   Operation 4126 'add' 'add_ln740_1125' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4127 [1/1] (0.00ns)   --->   "%sext_ln740_229 = sext i7 %add_ln740_1125"   --->   Operation 4127 'sext' 'sext_ln740_229' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4128 [1/1] (1.31ns)   --->   "%add_ln740_1126 = add i8 %sext_ln740_229, i8 %sext_ln712_179"   --->   Operation 4128 'add' 'add_ln740_1126' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4129 [1/1] (1.28ns)   --->   "%add_ln740_1128 = add i7 %sext_ln712_217, i7 %sext_ln712_239"   --->   Operation 4129 'add' 'add_ln740_1128' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4130 [1/1] (0.00ns)   --->   "%sext_ln740_232 = sext i7 %add_ln740_1128"   --->   Operation 4130 'sext' 'sext_ln740_232' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4131 [1/1] (1.31ns)   --->   "%add_ln740_1129 = add i8 %sext_ln740_232, i8 %sext_ln712_214"   --->   Operation 4131 'add' 'add_ln740_1129' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4132 [1/1] (1.28ns)   --->   "%add_ln740_1130 = add i7 %sext_ln712_248, i7 %sext_ln712_266"   --->   Operation 4132 'add' 'add_ln740_1130' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4133 [1/1] (0.00ns)   --->   "%sext_ln740_234 = sext i7 %add_ln740_1130"   --->   Operation 4133 'sext' 'sext_ln740_234' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4134 [1/1] (1.28ns)   --->   "%add_ln740_1131 = add i7 %sext_ln712_270, i7 %sext_ln712_284"   --->   Operation 4134 'add' 'add_ln740_1131' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4135 [1/1] (0.00ns)   --->   "%sext_ln740_235 = sext i7 %add_ln740_1131"   --->   Operation 4135 'sext' 'sext_ln740_235' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4136 [1/1] (1.31ns)   --->   "%add_ln740_1132 = add i8 %sext_ln740_235, i8 %sext_ln740_234"   --->   Operation 4136 'add' 'add_ln740_1132' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4137 [1/1] (1.30ns)   --->   "%add_ln740_1143 = add i9 %sext_ln1171_689, i9 %sext_ln717_17"   --->   Operation 4137 'add' 'add_ln740_1143' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4138 [1/1] (1.30ns)   --->   "%add_ln740_1145 = add i9 %sext_ln38_10, i9 %sext_ln38_11"   --->   Operation 4138 'add' 'add_ln740_1145' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4139 [1/1] (1.36ns)   --->   "%add_ln740_1149 = add i10 %sext_ln38_18, i10 %sext_ln38_19"   --->   Operation 4139 'add' 'add_ln740_1149' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4140 [1/1] (1.36ns)   --->   "%add_ln740_1151 = add i10 %sext_ln38_22, i10 %sext_ln38_23"   --->   Operation 4140 'add' 'add_ln740_1151' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4141 [1/1] (1.30ns)   --->   "%add_ln740_1156 = add i9 %sext_ln38_31, i9 %sext_ln38_32"   --->   Operation 4141 'add' 'add_ln740_1156' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4142 [1/1] (1.36ns)   --->   "%add_ln740_1164 = add i10 %sext_ln38_40, i10 %sext_ln38_41"   --->   Operation 4142 'add' 'add_ln740_1164' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4143 [1/1] (1.36ns)   --->   "%add_ln740_1169 = add i10 %sext_ln717_72, i10 %sext_ln38_47"   --->   Operation 4143 'add' 'add_ln740_1169' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4144 [1/1] (1.36ns)   --->   "%add_ln740_1170 = add i10 %sext_ln38_48, i10 %sext_ln38_50"   --->   Operation 4144 'add' 'add_ln740_1170' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4145 [1/1] (1.36ns)   --->   "%add_ln740_1174 = add i10 %sext_ln38_52, i10 %sext_ln38_53"   --->   Operation 4145 'add' 'add_ln740_1174' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4146 [1/1] (1.30ns)   --->   "%add_ln740_1181 = add i9 %sext_ln1171_1153, i9 %sext_ln38_61"   --->   Operation 4146 'add' 'add_ln740_1181' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4147 [1/1] (1.36ns)   --->   "%add_ln740_1182 = add i10 %sext_ln38_62, i10 %sext_ln38_63"   --->   Operation 4147 'add' 'add_ln740_1182' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4148 [1/1] (1.36ns)   --->   "%add_ln740_1188 = add i10 %sext_ln38_65, i10 %sext_ln38_66"   --->   Operation 4148 'add' 'add_ln740_1188' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4149 [1/1] (1.30ns)   --->   "%add_ln740_1199 = add i9 %sext_ln38_83, i9 %sext_ln38_85"   --->   Operation 4149 'add' 'add_ln740_1199' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4150 [1/1] (1.30ns)   --->   "%add_ln740_1201 = add i9 %sext_ln38_89, i9 %sext_ln38_90"   --->   Operation 4150 'add' 'add_ln740_1201' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4151 [1/1] (1.41ns)   --->   "%add_ln740_1207 = add i11 %sext_ln38_96, i11 %sext_ln38_97"   --->   Operation 4151 'add' 'add_ln740_1207' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4152 [1/1] (1.36ns)   --->   "%add_ln740_1212 = add i10 %sext_ln38_101, i10 %sext_ln1171_1267"   --->   Operation 4152 'add' 'add_ln740_1212' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4153 [1/1] (1.36ns)   --->   "%add_ln740_1214 = add i10 %sext_ln1171_1276, i10 %sext_ln38_105"   --->   Operation 4153 'add' 'add_ln740_1214' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4154 [1/1] (1.36ns)   --->   "%add_ln740_1219 = add i10 %sext_ln38_109, i10 %sext_ln38_110"   --->   Operation 4154 'add' 'add_ln740_1219' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4155 [1/1] (1.31ns)   --->   "%add_ln740_1220 = add i8 %sext_ln38_111, i8 %sext_ln38_112"   --->   Operation 4155 'add' 'add_ln740_1220' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4156 [1/1] (1.30ns)   --->   "%add_ln740_1226 = add i9 %sext_ln38_118, i9 %sext_ln38_119"   --->   Operation 4156 'add' 'add_ln740_1226' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4157 [1/1] (1.41ns)   --->   "%add_ln740_1231 = add i11 %sext_ln38_123, i11 %sext_ln38_124"   --->   Operation 4157 'add' 'add_ln740_1231' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4158 [1/1] (1.36ns)   --->   "%add_ln740_1232 = add i10 %sext_ln38_127, i10 %sext_ln38_128"   --->   Operation 4158 'add' 'add_ln740_1232' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4159 [1/1] (1.30ns)   --->   "%add_ln740_1239 = add i9 %sext_ln1171_1364, i9 %sext_ln38_131"   --->   Operation 4159 'add' 'add_ln740_1239' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4160 [1/1] (1.36ns)   --->   "%add_ln740_1241 = add i10 %sext_ln38_134, i10 %sext_ln1171_791"   --->   Operation 4160 'add' 'add_ln740_1241' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4161 [1/1] (1.30ns)   --->   "%add_ln740_1258 = add i9 %sext_ln717_105, i9 %sext_ln717_109"   --->   Operation 4161 'add' 'add_ln740_1258' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4162 [1/1] (1.30ns)   --->   "%add_ln740_1263 = add i9 %sext_ln712_154, i9 %sext_ln712_176"   --->   Operation 4162 'add' 'add_ln740_1263' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4163 [1/1] (0.00ns)   --->   "%sext_ln740_241 = sext i9 %add_ln740_1263"   --->   Operation 4163 'sext' 'sext_ln740_241' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4164 [1/1] (1.36ns)   --->   "%add_ln740_1264 = add i10 %sext_ln740_241, i10 %sext_ln712_146"   --->   Operation 4164 'add' 'add_ln740_1264' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4165 [1/1] (1.30ns)   --->   "%add_ln740_1265 = add i9 %sext_ln712_236, i9 %sext_ln717_231"   --->   Operation 4165 'add' 'add_ln740_1265' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4166 [1/1] (0.00ns)   --->   "%sext_ln740_243 = sext i9 %add_ln740_1265"   --->   Operation 4166 'sext' 'sext_ln740_243' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4167 [1/1] (1.36ns)   --->   "%add_ln740_1266 = add i10 %sext_ln740_243, i10 %sext_ln717_149"   --->   Operation 4167 'add' 'add_ln740_1266' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4168 [1/1] (1.30ns)   --->   "%add_ln740_1268 = add i9 %sext_ln712_268, i9 %sext_ln712_271"   --->   Operation 4168 'add' 'add_ln740_1268' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4169 [1/1] (0.00ns)   --->   "%sext_ln740_246 = sext i9 %add_ln740_1268"   --->   Operation 4169 'sext' 'sext_ln740_246' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4170 [1/1] (1.36ns)   --->   "%add_ln740_1269 = add i10 %sext_ln740_246, i10 %sext_ln712_262"   --->   Operation 4170 'add' 'add_ln740_1269' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4171 [1/1] (1.30ns)   --->   "%add_ln740_1270 = add i9 %sext_ln1171_888, i9 %sext_ln717_254"   --->   Operation 4171 'add' 'add_ln740_1270' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4172 [1/1] (0.00ns)   --->   "%sext_ln740_248 = sext i9 %add_ln740_1270"   --->   Operation 4172 'sext' 'sext_ln740_248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4173 [1/1] (1.30ns)   --->   "%add_ln740_1271 = add i9 %sext_ln740, i9 80"   --->   Operation 4173 'add' 'add_ln740_1271' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4174 [1/1] (0.00ns)   --->   "%sext_ln740_249 = sext i9 %add_ln740_1271"   --->   Operation 4174 'sext' 'sext_ln740_249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4175 [1/1] (1.36ns)   --->   "%add_ln740_1272 = add i10 %sext_ln740_249, i10 %sext_ln740_248"   --->   Operation 4175 'add' 'add_ln740_1272' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4176 [1/1] (1.31ns)   --->   "%add_ln740_1275 = add i8 %sext_ln712_61, i8 %sext_ln712_65"   --->   Operation 4176 'add' 'add_ln740_1275' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4177 [1/1] (0.00ns)   --->   "%sext_ln740_253 = sext i8 %add_ln740_1275"   --->   Operation 4177 'sext' 'sext_ln740_253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4178 [1/1] (1.30ns)   --->   "%add_ln740_1276 = add i9 %sext_ln740_253, i9 %sext_ln712_58"   --->   Operation 4178 'add' 'add_ln740_1276' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4179 [1/1] (1.31ns)   --->   "%add_ln740_1277 = add i8 %sext_ln712_83, i8 %sext_ln712_86"   --->   Operation 4179 'add' 'add_ln740_1277' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4180 [1/1] (0.00ns)   --->   "%sext_ln740_255 = sext i8 %add_ln740_1277"   --->   Operation 4180 'sext' 'sext_ln740_255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4181 [1/1] (1.30ns)   --->   "%add_ln740_1278 = add i9 %sext_ln740_255, i9 %sext_ln712_67"   --->   Operation 4181 'add' 'add_ln740_1278' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4182 [1/1] (1.31ns)   --->   "%add_ln740_1280 = add i8 %sext_ln712_104, i8 %sext_ln712_116"   --->   Operation 4182 'add' 'add_ln740_1280' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4183 [1/1] (0.00ns)   --->   "%sext_ln740_258 = sext i8 %add_ln740_1280"   --->   Operation 4183 'sext' 'sext_ln740_258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4184 [1/1] (1.30ns)   --->   "%add_ln740_1281 = add i9 %sext_ln740_258, i9 %sext_ln712_93"   --->   Operation 4184 'add' 'add_ln740_1281' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4185 [1/1] (1.31ns)   --->   "%add_ln740_1282 = add i8 %sext_ln712_119, i8 %sext_ln712_128"   --->   Operation 4185 'add' 'add_ln740_1282' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4186 [1/1] (0.00ns)   --->   "%sext_ln740_260 = sext i8 %add_ln740_1282"   --->   Operation 4186 'sext' 'sext_ln740_260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4187 [1/1] (1.31ns)   --->   "%add_ln740_1283 = add i8 %sext_ln712_129, i8 %sext_ln712_147"   --->   Operation 4187 'add' 'add_ln740_1283' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4188 [1/1] (0.00ns)   --->   "%sext_ln740_261 = sext i8 %add_ln740_1283"   --->   Operation 4188 'sext' 'sext_ln740_261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4189 [1/1] (1.30ns)   --->   "%add_ln740_1284 = add i9 %sext_ln740_261, i9 %sext_ln740_260"   --->   Operation 4189 'add' 'add_ln740_1284' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4190 [1/1] (1.31ns)   --->   "%add_ln740_1289 = add i8 %sext_ln712_150, i8 %sext_ln712_180"   --->   Operation 4190 'add' 'add_ln740_1289' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4191 [1/1] (0.00ns)   --->   "%sext_ln740_266 = sext i8 %add_ln740_1289"   --->   Operation 4191 'sext' 'sext_ln740_266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4192 [1/1] (1.30ns)   --->   "%add_ln740_1290 = add i9 %sext_ln740_266, i9 %sext_ln712_149"   --->   Operation 4192 'add' 'add_ln740_1290' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4193 [1/1] (1.31ns)   --->   "%add_ln740_1291 = add i8 %sext_ln712_187, i8 %sext_ln712_191"   --->   Operation 4193 'add' 'add_ln740_1291' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4194 [1/1] (0.00ns)   --->   "%sext_ln740_268 = sext i8 %add_ln740_1291"   --->   Operation 4194 'sext' 'sext_ln740_268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4195 [1/1] (1.30ns)   --->   "%add_ln740_1292 = add i9 %sext_ln740_268, i9 %sext_ln712_182"   --->   Operation 4195 'add' 'add_ln740_1292' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4196 [1/1] (1.31ns)   --->   "%add_ln740_1294 = add i8 %sext_ln712_207, i8 %sext_ln712_212"   --->   Operation 4196 'add' 'add_ln740_1294' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4197 [1/1] (0.00ns)   --->   "%sext_ln740_271 = sext i8 %add_ln740_1294"   --->   Operation 4197 'sext' 'sext_ln740_271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4198 [1/1] (1.30ns)   --->   "%add_ln740_1295 = add i9 %sext_ln740_271, i9 %sext_ln712_204"   --->   Operation 4198 'add' 'add_ln740_1295' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4199 [1/1] (1.31ns)   --->   "%add_ln740_1296 = add i8 %sext_ln712_216, i8 %sext_ln712_219"   --->   Operation 4199 'add' 'add_ln740_1296' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4200 [1/1] (0.00ns)   --->   "%sext_ln740_273 = sext i8 %add_ln740_1296"   --->   Operation 4200 'sext' 'sext_ln740_273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4201 [1/1] (1.30ns)   --->   "%add_ln740_1297 = add i9 %sext_ln740_273, i9 %sext_ln712_213"   --->   Operation 4201 'add' 'add_ln740_1297' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4202 [1/1] (1.31ns)   --->   "%add_ln740_1300 = add i8 %sext_ln712_230, i8 %sext_ln712_241"   --->   Operation 4202 'add' 'add_ln740_1300' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4203 [1/1] (0.00ns)   --->   "%sext_ln740_277 = sext i8 %add_ln740_1300"   --->   Operation 4203 'sext' 'sext_ln740_277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4204 [1/1] (1.30ns)   --->   "%add_ln740_1301 = add i9 %sext_ln740_277, i9 %sext_ln712_225"   --->   Operation 4204 'add' 'add_ln740_1301' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4205 [1/1] (1.31ns)   --->   "%add_ln740_1302 = add i8 %sext_ln712_245, i8 %sext_ln712_264"   --->   Operation 4205 'add' 'add_ln740_1302' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4206 [1/1] (0.00ns)   --->   "%sext_ln740_279 = sext i8 %add_ln740_1302"   --->   Operation 4206 'sext' 'sext_ln740_279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4207 [1/1] (1.30ns)   --->   "%add_ln740_1303 = add i9 %sext_ln740_279, i9 %sext_ln712_244"   --->   Operation 4207 'add' 'add_ln740_1303' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4208 [1/1] (1.31ns)   --->   "%add_ln740_1305 = add i8 %sext_ln712_288, i8 %sext_ln712_295"   --->   Operation 4208 'add' 'add_ln740_1305' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4209 [1/1] (0.00ns)   --->   "%sext_ln740_282 = sext i8 %add_ln740_1305"   --->   Operation 4209 'sext' 'sext_ln740_282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4210 [1/1] (1.30ns)   --->   "%add_ln740_1306 = add i9 %sext_ln740_282, i9 %sext_ln712_272"   --->   Operation 4210 'add' 'add_ln740_1306' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4211 [1/1] (1.28ns)   --->   "%add_ln740_1307 = add i7 %sext_ln712, i7 %sext_ln712_70"   --->   Operation 4211 'add' 'add_ln740_1307' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4212 [1/1] (0.00ns)   --->   "%sext_ln740_284 = sext i7 %add_ln740_1307"   --->   Operation 4212 'sext' 'sext_ln740_284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4213 [1/1] (1.28ns)   --->   "%add_ln740_1308 = add i7 %sext_ln712_71, i7 %sext_ln712_76"   --->   Operation 4213 'add' 'add_ln740_1308' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4214 [1/1] (0.00ns)   --->   "%sext_ln740_285 = sext i7 %add_ln740_1308"   --->   Operation 4214 'sext' 'sext_ln740_285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4215 [1/1] (1.31ns)   --->   "%add_ln740_1309 = add i8 %sext_ln740_285, i8 %sext_ln740_284"   --->   Operation 4215 'add' 'add_ln740_1309' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4216 [1/1] (1.28ns)   --->   "%add_ln740_1313 = add i7 %sext_ln712_98, i7 %sext_ln712_102"   --->   Operation 4216 'add' 'add_ln740_1313' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4217 [1/1] (0.00ns)   --->   "%sext_ln740_290 = sext i7 %add_ln740_1313"   --->   Operation 4217 'sext' 'sext_ln740_290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4218 [1/1] (1.31ns)   --->   "%add_ln740_1314 = add i8 %sext_ln740_290, i8 %sext_ln712_82"   --->   Operation 4218 'add' 'add_ln740_1314' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4219 [1/1] (1.28ns)   --->   "%add_ln740_1315 = add i7 %sext_ln712_112, i7 %sext_ln712_118"   --->   Operation 4219 'add' 'add_ln740_1315' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4220 [1/1] (0.00ns)   --->   "%sext_ln740_292 = sext i7 %add_ln740_1315"   --->   Operation 4220 'sext' 'sext_ln740_292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4221 [1/1] (1.31ns)   --->   "%add_ln740_1316 = add i8 %sext_ln740_292, i8 %sext_ln712_105"   --->   Operation 4221 'add' 'add_ln740_1316' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4222 [1/1] (1.28ns)   --->   "%add_ln740_1318 = add i7 %sext_ln712_137, i7 %sext_ln712_143"   --->   Operation 4222 'add' 'add_ln740_1318' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4223 [1/1] (0.00ns)   --->   "%sext_ln740_295 = sext i7 %add_ln740_1318"   --->   Operation 4223 'sext' 'sext_ln740_295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4224 [1/1] (1.31ns)   --->   "%add_ln740_1319 = add i8 %sext_ln740_295, i8 %sext_ln712_133"   --->   Operation 4224 'add' 'add_ln740_1319' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4225 [1/1] (1.28ns)   --->   "%add_ln740_1320 = add i7 %sext_ln712_151, i7 %sext_ln712_158"   --->   Operation 4225 'add' 'add_ln740_1320' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4226 [1/1] (0.00ns)   --->   "%sext_ln740_297 = sext i7 %add_ln740_1320"   --->   Operation 4226 'sext' 'sext_ln740_297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4227 [1/1] (1.28ns)   --->   "%add_ln740_1321 = add i7 %sext_ln712_162, i7 %sext_ln712_163"   --->   Operation 4227 'add' 'add_ln740_1321' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4228 [1/1] (0.00ns)   --->   "%sext_ln740_298 = sext i7 %add_ln740_1321"   --->   Operation 4228 'sext' 'sext_ln740_298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4229 [1/1] (1.31ns)   --->   "%add_ln740_1322 = add i8 %sext_ln740_298, i8 %sext_ln740_297"   --->   Operation 4229 'add' 'add_ln740_1322' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4230 [1/1] (1.28ns)   --->   "%add_ln740_1325 = add i7 %sext_ln712_228, i7 %sext_ln712_239"   --->   Operation 4230 'add' 'add_ln740_1325' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4231 [1/1] (0.00ns)   --->   "%sext_ln740_302 = sext i7 %add_ln740_1325"   --->   Operation 4231 'sext' 'sext_ln740_302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4232 [1/1] (1.31ns)   --->   "%add_ln740_1326 = add i8 %sext_ln740_302, i8 %sext_ln712_177"   --->   Operation 4232 'add' 'add_ln740_1326' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4233 [1/1] (1.28ns)   --->   "%add_ln740_1327 = add i7 %sext_ln712_259, i7 %sext_ln712_260"   --->   Operation 4233 'add' 'add_ln740_1327' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4234 [1/1] (0.00ns)   --->   "%sext_ln740_304 = sext i7 %add_ln740_1327"   --->   Operation 4234 'sext' 'sext_ln740_304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4235 [1/1] (1.31ns)   --->   "%add_ln740_1328 = add i8 %sext_ln740_304, i8 %sext_ln712_247"   --->   Operation 4235 'add' 'add_ln740_1328' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4236 [1/1] (1.28ns)   --->   "%add_ln740_1330 = add i7 %sext_ln712_275, i7 %sext_ln712_276"   --->   Operation 4236 'add' 'add_ln740_1330' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4237 [1/1] (0.00ns)   --->   "%sext_ln740_307 = sext i7 %add_ln740_1330"   --->   Operation 4237 'sext' 'sext_ln740_307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4238 [1/1] (1.31ns)   --->   "%add_ln740_1331 = add i8 %sext_ln740_307, i8 %sext_ln712_265"   --->   Operation 4238 'add' 'add_ln740_1331' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4239 [1/1] (1.28ns)   --->   "%add_ln740_1332 = add i7 %sext_ln712_280, i7 %sext_ln712_281"   --->   Operation 4239 'add' 'add_ln740_1332' <Predicate = true> <Delay = 1.28> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 4240 [1/1] (0.00ns)   --->   "%sext_ln740_309 = sext i7 %add_ln740_1332"   --->   Operation 4240 'sext' 'sext_ln740_309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4241 [1/1] (1.31ns)   --->   "%add_ln740_1333 = add i8 %sext_ln740_156, i8 %sext_ln740_309"   --->   Operation 4241 'add' 'add_ln740_1333' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.13>
ST_2 : Operation 4242 [1/1] (0.00ns)   --->   "%sext_ln1171 = sext i8 %trunc_ln38"   --->   Operation 4242 'sext' 'sext_ln1171' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4243 [1/1] (0.00ns)   --->   "%sext_ln1171_24 = sext i8 %trunc_ln38"   --->   Operation 4243 'sext' 'sext_ln1171_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4244 [1/1] (0.00ns)   --->   "%sext_ln1171_25 = sext i8 %trunc_ln38"   --->   Operation 4244 'sext' 'sext_ln1171_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4245 [1/1] (0.00ns)   --->   "%sext_ln1171_26 = sext i8 %trunc_ln38"   --->   Operation 4245 'sext' 'sext_ln1171_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4246 [1/1] (1.30ns)   --->   "%sub_ln1171 = sub i9 0, i9 %sext_ln1171_26"   --->   Operation 4246 'sub' 'sub_ln1171' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4247 [1/1] (0.00ns)   --->   "%trunc_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171, i32 2, i32 8"   --->   Operation 4247 'partselect' 'trunc_ln4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4248 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38, i2 0"   --->   Operation 4248 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4249 [1/1] (0.00ns)   --->   "%sext_ln1171_27 = sext i10 %tmp_2"   --->   Operation 4249 'sext' 'sext_ln1171_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4250 [1/1] (1.41ns)   --->   "%sub_ln1171_628 = sub i11 %sext_ln1171_25, i11 %sext_ln1171_27"   --->   Operation 4250 'sub' 'sub_ln1171_628' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4251 [1/1] (0.00ns)   --->   "%trunc_ln717_s = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_628, i32 2, i32 10"   --->   Operation 4251 'partselect' 'trunc_ln717_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4252 [1/1] (1.41ns)   --->   "%sub_ln1171_31 = sub i11 %sext_ln1171_27, i11 %sext_ln1171_25"   --->   Operation 4252 'sub' 'sub_ln1171_31' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4253 [1/1] (0.00ns)   --->   "%trunc_ln717_77 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_31, i32 2, i32 10"   --->   Operation 4253 'partselect' 'trunc_ln717_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4254 [1/1] (0.00ns)   --->   "%shl_ln1171_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38, i4 0"   --->   Operation 4254 'bitconcatenate' 'shl_ln1171_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4255 [1/1] (0.00ns)   --->   "%sext_ln1171_29 = sext i12 %shl_ln1171_s"   --->   Operation 4255 'sext' 'sext_ln1171_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4256 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_32 = sub i13 0, i13 %sext_ln1171_29"   --->   Operation 4256 'sub' 'sub_ln1171_32' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4257 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_33 = sub i13 %sub_ln1171_32, i13 %sext_ln1171"   --->   Operation 4257 'sub' 'sub_ln1171_33' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4258 [1/1] (0.00ns)   --->   "%trunc_ln717_78 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_33, i32 2, i32 12"   --->   Operation 4258 'partselect' 'trunc_ln717_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4259 [1/1] (0.00ns)   --->   "%shl_ln1171_22 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38, i3 0"   --->   Operation 4259 'bitconcatenate' 'shl_ln1171_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4260 [1/1] (0.00ns)   --->   "%sext_ln1171_30 = sext i11 %shl_ln1171_22"   --->   Operation 4260 'sext' 'sext_ln1171_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4261 [1/1] (1.48ns)   --->   "%add_ln1171 = add i12 %sext_ln1171_30, i12 %sext_ln1171_24"   --->   Operation 4261 'add' 'add_ln1171' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4262 [1/1] (0.00ns)   --->   "%trunc_ln717_79 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171, i32 2, i32 11"   --->   Operation 4262 'partselect' 'trunc_ln717_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4263 [1/1] (0.00ns)   --->   "%sext_ln1171_67 = sext i8 %mult_V_10"   --->   Operation 4263 'sext' 'sext_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4264 [1/1] (0.00ns)   --->   "%sext_ln42_5 = sext i11 %trunc_ln717_82" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4264 'sext' 'sext_ln42_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4265 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_10, i1 0"   --->   Operation 4265 'bitconcatenate' 'shl_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4266 [1/1] (0.00ns)   --->   "%sext_ln717_1 = sext i9 %shl_ln3"   --->   Operation 4266 'sext' 'sext_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4267 [1/1] (0.00ns)   --->   "%sext_ln1171_34 = sext i8 %trunc_ln38_2"   --->   Operation 4267 'sext' 'sext_ln1171_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4268 [1/1] (0.00ns)   --->   "%shl_ln1171_23 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_2, i2 0"   --->   Operation 4268 'bitconcatenate' 'shl_ln1171_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4269 [1/1] (0.00ns)   --->   "%sext_ln1171_36 = sext i10 %shl_ln1171_23"   --->   Operation 4269 'sext' 'sext_ln1171_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4270 [1/1] (1.41ns)   --->   "%sub_ln1171_34 = sub i11 0, i11 %sext_ln1171_36"   --->   Operation 4270 'sub' 'sub_ln1171_34' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4271 [1/1] (0.00ns)   --->   "%trunc_ln717_84 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_34, i32 2, i32 10"   --->   Operation 4271 'partselect' 'trunc_ln717_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4272 [1/1] (0.00ns)   --->   "%sext_ln1171_164 = sext i11 %trunc_ln717_85"   --->   Operation 4272 'sext' 'sext_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4273 [1/1] (1.48ns)   --->   "%sub_ln1171_35 = sub i11 %sub_ln1171_34, i11 %sext_ln1171_34"   --->   Operation 4273 'sub' 'sub_ln1171_35' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4274 [1/1] (0.00ns)   --->   "%trunc_ln717_86 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_35, i32 2, i32 10"   --->   Operation 4274 'partselect' 'trunc_ln717_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4275 [1/1] (1.41ns)   --->   "%sub_ln1171_630 = sub i11 %sext_ln1171_34, i11 %sext_ln1171_36"   --->   Operation 4275 'sub' 'sub_ln1171_630' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4276 [1/1] (0.00ns)   --->   "%trunc_ln717_87 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_630, i32 2, i32 10"   --->   Operation 4276 'partselect' 'trunc_ln717_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4277 [1/1] (0.00ns)   --->   "%sext_ln1171_224 = sext i9 %trunc_ln717_87"   --->   Operation 4277 'sext' 'sext_ln1171_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4278 [1/1] (0.00ns)   --->   "%sext_ln1171_240 = sext i10 %trunc_ln717_88"   --->   Operation 4278 'sext' 'sext_ln1171_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4279 [1/1] (0.00ns)   --->   "%sext_ln38 = sext i8 %trunc_ln717_89" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4279 'sext' 'sext_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4280 [1/1] (0.00ns)   --->   "%sext_ln1171_249 = sext i10 %trunc_ln717_91"   --->   Operation 4280 'sext' 'sext_ln1171_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4281 [1/1] (0.00ns)   --->   "%shl_ln717_9 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_3, i1 0"   --->   Operation 4281 'bitconcatenate' 'shl_ln717_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4282 [1/1] (0.00ns)   --->   "%sext_ln1171_258 = sext i9 %shl_ln717_9"   --->   Operation 4282 'sext' 'sext_ln1171_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4283 [1/1] (0.00ns)   --->   "%sext_ln1171_45 = sext i9 %shl_ln717_9"   --->   Operation 4283 'sext' 'sext_ln1171_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4284 [1/1] (1.36ns)   --->   "%sub_ln1171_39 = sub i10 0, i10 %sext_ln1171_45"   --->   Operation 4284 'sub' 'sub_ln1171_39' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4285 [1/1] (0.00ns)   --->   "%trunc_ln717_93 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_39, i32 2, i32 9"   --->   Operation 4285 'partselect' 'trunc_ln717_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4286 [1/1] (0.00ns)   --->   "%sext_ln38_1 = sext i8 %trunc_ln717_93" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4286 'sext' 'sext_ln38_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4287 [1/1] (0.00ns)   --->   "%sext_ln1171_289 = sext i12 %trunc_ln717_94"   --->   Operation 4287 'sext' 'sext_ln1171_289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4288 [1/1] (0.00ns)   --->   "%sext_ln1171_294 = sext i12 %trunc_ln717_95"   --->   Operation 4288 'sext' 'sext_ln1171_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4289 [1/1] (0.00ns)   --->   "%sext_ln1171_296 = sext i11 %trunc_ln717_97"   --->   Operation 4289 'sext' 'sext_ln1171_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4290 [1/1] (0.00ns)   --->   "%sext_ln1171_299 = sext i9 %trunc_ln717_98"   --->   Operation 4290 'sext' 'sext_ln1171_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4291 [1/1] (0.00ns)   --->   "%sext_ln38_2 = sext i9 %trunc_ln717_99" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4291 'sext' 'sext_ln38_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4292 [1/1] (0.00ns)   --->   "%sext_ln1171_316 = sext i11 %trunc_ln717_100"   --->   Operation 4292 'sext' 'sext_ln1171_316' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4293 [1/1] (0.00ns)   --->   "%sext_ln717_5 = sext i9 %trunc_ln717_101"   --->   Operation 4293 'sext' 'sext_ln717_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4294 [1/1] (0.00ns)   --->   "%sext_ln42_6 = sext i8 %trunc_ln717_103" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4294 'sext' 'sext_ln42_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4295 [1/1] (0.00ns)   --->   "%sext_ln1171_388 = sext i11 %trunc_ln717_107"   --->   Operation 4295 'sext' 'sext_ln1171_388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4296 [1/1] (0.00ns)   --->   "%sext_ln717_7 = sext i9 %trunc_ln717_108"   --->   Operation 4296 'sext' 'sext_ln717_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4297 [1/1] (0.00ns)   --->   "%sext_ln1171_400 = sext i12 %trunc_ln717_109"   --->   Operation 4297 'sext' 'sext_ln1171_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4298 [1/1] (0.00ns)   --->   "%sext_ln38_3 = sext i8 %trunc_ln717_110" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4298 'sext' 'sext_ln38_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4299 [1/1] (0.00ns)   --->   "%sext_ln1171_457 = sext i10 %trunc_ln717_111"   --->   Operation 4299 'sext' 'sext_ln1171_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4300 [1/1] (0.00ns)   --->   "%sext_ln1171_522 = sext i11 %trunc_ln717_112"   --->   Operation 4300 'sext' 'sext_ln1171_522' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4301 [1/1] (0.00ns)   --->   "%sext_ln1171_524 = sext i12 %trunc_ln717_113"   --->   Operation 4301 'sext' 'sext_ln1171_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4302 [1/1] (0.00ns)   --->   "%sext_ln717_8 = sext i13 %trunc_ln717_114"   --->   Operation 4302 'sext' 'sext_ln717_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4303 [1/1] (0.00ns)   --->   "%sext_ln1171_526 = sext i11 %shl_ln1171_32"   --->   Operation 4303 'sext' 'sext_ln1171_526' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4304 [1/1] (0.00ns)   --->   "%sext_ln38_4 = sext i9 %trunc_ln717_115" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4304 'sext' 'sext_ln38_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4305 [1/1] (0.00ns)   --->   "%sext_ln1171_536 = sext i12 %trunc_ln717_116"   --->   Operation 4305 'sext' 'sext_ln1171_536' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4306 [1/1] (0.00ns)   --->   "%sext_ln717_9 = sext i11 %trunc_ln717_117"   --->   Operation 4306 'sext' 'sext_ln717_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4307 [1/1] (0.00ns)   --->   "%shl_ln717_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_8, i2 0"   --->   Operation 4307 'bitconcatenate' 'shl_ln717_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4308 [1/1] (0.00ns)   --->   "%sext_ln717_10 = sext i10 %shl_ln717_1"   --->   Operation 4308 'sext' 'sext_ln717_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4309 [1/1] (0.00ns)   --->   "%sext_ln38_5 = sext i8 %trunc_ln717_119" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4309 'sext' 'sext_ln38_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4310 [1/1] (0.00ns)   --->   "%sext_ln1171_544 = sext i9 %shl_ln1171_38"   --->   Operation 4310 'sext' 'sext_ln1171_544' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4311 [1/1] (0.00ns)   --->   "%sext_ln717_11 = sext i9 %trunc_ln717_120"   --->   Operation 4311 'sext' 'sext_ln717_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4312 [1/1] (0.00ns)   --->   "%sext_ln717_12 = sext i10 %trunc_ln717_123"   --->   Operation 4312 'sext' 'sext_ln717_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4313 [1/1] (0.00ns)   --->   "%sext_ln1171_546 = sext i10 %trunc_ln717_123"   --->   Operation 4313 'sext' 'sext_ln1171_546' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4314 [1/1] (0.00ns)   --->   "%sext_ln38_6 = sext i8 %trunc_ln717_124" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4314 'sext' 'sext_ln38_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4315 [1/1] (0.00ns)   --->   "%sext_ln42_13 = sext i8 %mult_V_80" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4315 'sext' 'sext_ln42_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4316 [1/1] (0.00ns)   --->   "%sext_ln1171_656 = sext i11 %trunc_ln717_126"   --->   Operation 4316 'sext' 'sext_ln1171_656' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4317 [1/1] (0.00ns)   --->   "%sext_ln38_7 = sext i9 %trunc_ln717_128" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4317 'sext' 'sext_ln38_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4318 [1/1] (0.00ns)   --->   "%sext_ln1171_683 = sext i7 %trunc_ln717_129"   --->   Operation 4318 'sext' 'sext_ln1171_683' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4319 [1/1] (0.00ns)   --->   "%sext_ln1171_712 = sext i8 %trunc_ln717_131"   --->   Operation 4319 'sext' 'sext_ln1171_712' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4320 [1/1] (0.00ns)   --->   "%sext_ln38_8 = sext i10 %trunc_ln717_132" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4320 'sext' 'sext_ln38_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4321 [1/1] (0.00ns)   --->   "%sext_ln1171_89 = sext i8 %trunc_ln38_1"   --->   Operation 4321 'sext' 'sext_ln1171_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4322 [1/1] (0.00ns)   --->   "%sext_ln1171_727 = sext i11 %trunc_ln717_133"   --->   Operation 4322 'sext' 'sext_ln1171_727' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4323 [1/1] (1.54ns)   --->   "%sub_ln1171_61 = sub i12 %sub_ln1171_60, i12 %sext_ln1171_89"   --->   Operation 4323 'sub' 'sub_ln1171_61' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4324 [1/1] (0.00ns)   --->   "%trunc_ln717_134 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_61, i32 2, i32 11"   --->   Operation 4324 'partselect' 'trunc_ln717_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4325 [1/1] (0.00ns)   --->   "%sext_ln1171_810 = sext i12 %trunc_ln717_135"   --->   Operation 4325 'sext' 'sext_ln1171_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4326 [1/1] (0.00ns)   --->   "%shl_ln1171_48 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_1, i1 0"   --->   Operation 4326 'bitconcatenate' 'shl_ln1171_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4327 [1/1] (0.00ns)   --->   "%sext_ln1171_93 = sext i9 %shl_ln1171_48"   --->   Operation 4327 'sext' 'sext_ln1171_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4328 [1/1] (1.54ns)   --->   "%sub_ln1171_62 = sub i12 %sub_ln1171_60, i12 %sext_ln1171_93"   --->   Operation 4328 'sub' 'sub_ln1171_62' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4329 [1/1] (0.00ns)   --->   "%trunc_ln717_136 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_62, i32 2, i32 11"   --->   Operation 4329 'partselect' 'trunc_ln717_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4330 [1/1] (0.00ns)   --->   "%sext_ln1171_94 = sext i8 %trunc_ln38_5"   --->   Operation 4330 'sext' 'sext_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4331 [1/1] (0.00ns)   --->   "%shl_ln1171_49 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_5, i5 0"   --->   Operation 4331 'bitconcatenate' 'shl_ln1171_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4332 [1/1] (0.00ns)   --->   "%sext_ln1171_95 = sext i13 %shl_ln1171_49"   --->   Operation 4332 'sext' 'sext_ln1171_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4333 [1/1] (0.00ns)   --->   "%shl_ln1171_50 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_5, i2 0"   --->   Operation 4333 'bitconcatenate' 'shl_ln1171_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4334 [1/1] (0.00ns)   --->   "%sext_ln1171_96 = sext i10 %shl_ln1171_50"   --->   Operation 4334 'sext' 'sext_ln1171_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4335 [1/1] (1.53ns)   --->   "%sub_ln1171_63 = sub i14 %sext_ln1171_95, i14 %sext_ln1171_96"   --->   Operation 4335 'sub' 'sub_ln1171_63' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4336 [1/1] (0.00ns)   --->   "%trunc_ln717_139 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_63, i32 2, i32 13"   --->   Operation 4336 'partselect' 'trunc_ln717_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4337 [1/1] (1.30ns)   --->   "%sub_ln1171_64 = sub i9 0, i9 %sext_ln1171_94"   --->   Operation 4337 'sub' 'sub_ln1171_64' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4338 [1/1] (0.00ns)   --->   "%trunc_ln717_141 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_64, i32 2, i32 8"   --->   Operation 4338 'partselect' 'trunc_ln717_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4339 [1/1] (0.00ns)   --->   "%sext_ln1171_852 = sext i7 %trunc_ln717_141"   --->   Operation 4339 'sext' 'sext_ln1171_852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4340 [1/1] (0.00ns)   --->   "%sext_ln1171_99 = sext i8 %trunc_ln38_9"   --->   Operation 4340 'sext' 'sext_ln1171_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4341 [1/1] (0.00ns)   --->   "%sext_ln1171_904 = sext i9 %trunc_ln717_146"   --->   Operation 4341 'sext' 'sext_ln1171_904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4342 [1/1] (0.00ns)   --->   "%tmp_20 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_9, i3 0"   --->   Operation 4342 'bitconcatenate' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4343 [1/1] (0.00ns)   --->   "%sext_ln1171_104 = sext i11 %tmp_20"   --->   Operation 4343 'sext' 'sext_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4344 [1/1] (1.48ns)   --->   "%sub_ln1171_635 = sub i12 %sext_ln1171_99, i12 %sext_ln1171_104"   --->   Operation 4344 'sub' 'sub_ln1171_635' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4345 [1/1] (0.00ns)   --->   "%trunc_ln717_147 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_635, i32 2, i32 11"   --->   Operation 4345 'partselect' 'trunc_ln717_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4346 [1/1] (0.00ns)   --->   "%sext_ln38_9 = sext i12 %trunc_ln717_148" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4346 'sext' 'sext_ln38_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4347 [1/1] (0.00ns)   --->   "%sext_ln717_16 = sext i12 %trunc_ln717_149"   --->   Operation 4347 'sext' 'sext_ln717_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4348 [1/1] (0.00ns)   --->   "%sext_ln1171_914 = sext i12 %trunc_ln717_149"   --->   Operation 4348 'sext' 'sext_ln1171_914' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4349 [1/1] (0.00ns)   --->   "%sext_ln1171_933 = sext i10 %trunc_ln717_150"   --->   Operation 4349 'sext' 'sext_ln1171_933' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4350 [1/1] (0.00ns)   --->   "%sext_ln1171_959 = sext i9 %trunc_ln717_151"   --->   Operation 4350 'sext' 'sext_ln1171_959' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4351 [1/1] (0.00ns)   --->   "%sext_ln1171_978 = sext i8 %trunc_ln717_154"   --->   Operation 4351 'sext' 'sext_ln1171_978' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4352 [1/1] (0.00ns)   --->   "%sext_ln717_18 = sext i8 %trunc_ln717_155"   --->   Operation 4352 'sext' 'sext_ln717_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4353 [1/1] (0.00ns)   --->   "%sext_ln717_19 = sext i8 %trunc_ln717_155"   --->   Operation 4353 'sext' 'sext_ln717_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4354 [1/1] (0.00ns)   --->   "%sext_ln717_22 = sext i13 %trunc_ln717_159"   --->   Operation 4354 'sext' 'sext_ln717_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4355 [1/1] (0.00ns)   --->   "%sext_ln717_23 = sext i13 %trunc_ln717_161"   --->   Operation 4355 'sext' 'sext_ln717_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4356 [1/1] (0.00ns)   --->   "%sext_ln717_24 = sext i11 %trunc_ln717_163"   --->   Operation 4356 'sext' 'sext_ln717_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4357 [1/1] (0.00ns)   --->   "%sext_ln1171_991 = sext i9 %trunc_ln717_164"   --->   Operation 4357 'sext' 'sext_ln1171_991' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4358 [1/1] (0.00ns)   --->   "%sext_ln1171_996 = sext i9 %trunc_ln717_165"   --->   Operation 4358 'sext' 'sext_ln1171_996' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4359 [1/1] (0.00ns)   --->   "%sext_ln717_25 = sext i11 %trunc_ln717_166"   --->   Operation 4359 'sext' 'sext_ln717_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4360 [1/1] (0.00ns)   --->   "%sext_ln1171_997 = sext i9 %trunc_ln717_168"   --->   Operation 4360 'sext' 'sext_ln1171_997' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4361 [1/1] (0.00ns)   --->   "%sext_ln1171_1000 = sext i11 %trunc_ln717_170"   --->   Operation 4361 'sext' 'sext_ln1171_1000' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4362 [1/1] (0.00ns)   --->   "%sext_ln38_12 = sext i7 %trunc_ln717_171" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4362 'sext' 'sext_ln38_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4363 [1/1] (0.00ns)   --->   "%sext_ln38_13 = sext i9 %trunc_ln717_174" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4363 'sext' 'sext_ln38_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4364 [1/1] (0.00ns)   --->   "%sext_ln38_14 = sext i9 %trunc_ln717_174" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4364 'sext' 'sext_ln38_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4365 [1/1] (0.00ns)   --->   "%sext_ln1171_1002 = sext i10 %trunc_ln717_176"   --->   Operation 4365 'sext' 'sext_ln1171_1002' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4366 [1/1] (0.00ns)   --->   "%sext_ln717_27 = sext i9 %trunc_ln717_177"   --->   Operation 4366 'sext' 'sext_ln717_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4367 [1/1] (0.00ns)   --->   "%sext_ln38_16 = sext i9 %trunc_ln717_179" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4367 'sext' 'sext_ln38_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4368 [1/1] (0.00ns)   --->   "%sext_ln717_28 = sext i8 %trunc_ln38_17"   --->   Operation 4368 'sext' 'sext_ln717_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4369 [1/1] (0.00ns)   --->   "%shl_ln1171_66 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_17, i4 0"   --->   Operation 4369 'bitconcatenate' 'shl_ln1171_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4370 [1/1] (0.00ns)   --->   "%sext_ln1171_130 = sext i12 %shl_ln1171_66"   --->   Operation 4370 'sext' 'sext_ln1171_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4371 [1/1] (0.00ns)   --->   "%shl_ln1171_67 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_17, i2 0"   --->   Operation 4371 'bitconcatenate' 'shl_ln1171_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4372 [1/1] (0.00ns)   --->   "%sext_ln1171_131 = sext i10 %shl_ln1171_67"   --->   Operation 4372 'sext' 'sext_ln1171_131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4373 [1/1] (0.00ns)   --->   "%sext_ln1171_132 = sext i10 %shl_ln1171_67"   --->   Operation 4373 'sext' 'sext_ln1171_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4374 [1/1] (1.54ns)   --->   "%sub_ln1171_89 = sub i13 %sext_ln1171_130, i13 %sext_ln1171_132"   --->   Operation 4374 'sub' 'sub_ln1171_89' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4375 [1/1] (0.00ns)   --->   "%trunc_ln717_182 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_89, i32 2, i32 12"   --->   Operation 4375 'partselect' 'trunc_ln717_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4376 [1/1] (1.41ns)   --->   "%sub_ln1171_90 = sub i11 %sext_ln1171_131, i11 %sext_ln717_28"   --->   Operation 4376 'sub' 'sub_ln1171_90' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4377 [1/1] (0.00ns)   --->   "%trunc_ln717_183 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_90, i32 2, i32 10"   --->   Operation 4377 'partselect' 'trunc_ln717_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4378 [1/1] (0.00ns)   --->   "%sext_ln38_17 = sext i9 %trunc_ln717_183" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4378 'sext' 'sext_ln38_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4379 [1/1] (0.00ns)   --->   "%sext_ln717_30 = sext i7 %trunc_ln717_184"   --->   Operation 4379 'sext' 'sext_ln717_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4380 [1/1] (0.00ns)   --->   "%sext_ln717_31 = sext i7 %trunc_ln717_184"   --->   Operation 4380 'sext' 'sext_ln717_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4381 [1/1] (0.00ns)   --->   "%sext_ln1171_1012 = sext i8 %trunc_ln717_188"   --->   Operation 4381 'sext' 'sext_ln1171_1012' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4382 [1/1] (0.00ns)   --->   "%sext_ln717_33 = sext i7 %trunc_ln717_189"   --->   Operation 4382 'sext' 'sext_ln717_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4383 [1/1] (0.00ns)   --->   "%sext_ln1171_1017 = sext i7 %trunc_ln717_193"   --->   Operation 4383 'sext' 'sext_ln1171_1017' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4384 [1/1] (0.00ns)   --->   "%sext_ln38_20 = sext i7 %trunc_ln717_196" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4384 'sext' 'sext_ln38_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4385 [1/1] (0.00ns)   --->   "%sext_ln1171_1018 = sext i10 %trunc_ln717_197"   --->   Operation 4385 'sext' 'sext_ln1171_1018' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4386 [1/1] (0.00ns)   --->   "%sext_ln1171_1019 = sext i9 %trunc_ln717_198"   --->   Operation 4386 'sext' 'sext_ln1171_1019' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4387 [1/1] (0.00ns)   --->   "%sext_ln717_38 = sext i11 %trunc_ln717_199"   --->   Operation 4387 'sext' 'sext_ln717_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4388 [1/1] (0.00ns)   --->   "%sext_ln1171_1023 = sext i12 %trunc_ln717_202"   --->   Operation 4388 'sext' 'sext_ln1171_1023' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4389 [1/1] (0.00ns)   --->   "%sext_ln1171_1024 = sext i11 %trunc_ln717_203"   --->   Operation 4389 'sext' 'sext_ln1171_1024' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4390 [1/1] (0.00ns)   --->   "%sext_ln1171_1025 = sext i11 %trunc_ln717_204"   --->   Operation 4390 'sext' 'sext_ln1171_1025' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4391 [1/1] (0.00ns)   --->   "%sext_ln1171_1027 = sext i10 %trunc_ln717_205"   --->   Operation 4391 'sext' 'sext_ln1171_1027' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4392 [1/1] (0.00ns)   --->   "%sext_ln38_21 = sext i10 %trunc_ln717_206" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4392 'sext' 'sext_ln38_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4393 [1/1] (0.00ns)   --->   "%sext_ln1171_1033 = sext i12 %trunc_ln717_207"   --->   Operation 4393 'sext' 'sext_ln1171_1033' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4394 [1/1] (0.00ns)   --->   "%sext_ln1171_1034 = sext i12 %trunc_ln717_208"   --->   Operation 4394 'sext' 'sext_ln1171_1034' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4395 [1/1] (0.00ns)   --->   "%sext_ln1171_1035 = sext i11 %trunc_ln717_209"   --->   Operation 4395 'sext' 'sext_ln1171_1035' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4396 [1/1] (0.00ns)   --->   "%sext_ln1171_1036 = sext i11 %trunc_ln717_210"   --->   Operation 4396 'sext' 'sext_ln1171_1036' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4397 [1/1] (0.00ns)   --->   "%sext_ln1171_1037 = sext i7 %trunc_ln717_211"   --->   Operation 4397 'sext' 'sext_ln1171_1037' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4398 [1/1] (0.00ns)   --->   "%sext_ln1171_1038 = sext i11 %trunc_ln717_213"   --->   Operation 4398 'sext' 'sext_ln1171_1038' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4399 [1/1] (0.00ns)   --->   "%sext_ln1171_1039 = sext i10 %trunc_ln717_214"   --->   Operation 4399 'sext' 'sext_ln1171_1039' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4400 [1/1] (0.00ns)   --->   "%sext_ln1171_1040 = sext i11 %trunc_ln717_215"   --->   Operation 4400 'sext' 'sext_ln1171_1040' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4401 [1/1] (0.00ns)   --->   "%sext_ln1171_1041 = sext i11 %trunc_ln717_216"   --->   Operation 4401 'sext' 'sext_ln1171_1041' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4402 [1/1] (0.00ns)   --->   "%sext_ln717_39 = sext i10 %trunc_ln717_217"   --->   Operation 4402 'sext' 'sext_ln717_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4403 [1/1] (0.00ns)   --->   "%sext_ln717_40 = sext i13 %trunc_ln717_219"   --->   Operation 4403 'sext' 'sext_ln717_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4404 [1/1] (0.00ns)   --->   "%sext_ln717_41 = sext i10 %trunc_ln717_220"   --->   Operation 4404 'sext' 'sext_ln717_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4405 [1/1] (0.00ns)   --->   "%shl_ln717_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_26, i2 0"   --->   Operation 4405 'bitconcatenate' 'shl_ln717_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4406 [1/1] (0.00ns)   --->   "%sext_ln1171_1042 = sext i10 %shl_ln717_3"   --->   Operation 4406 'sext' 'sext_ln1171_1042' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4407 [1/1] (0.00ns)   --->   "%sext_ln1171_1043 = sext i11 %trunc_ln717_221"   --->   Operation 4407 'sext' 'sext_ln1171_1043' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4408 [1/1] (0.00ns)   --->   "%sext_ln1171_1044 = sext i10 %trunc_ln717_223"   --->   Operation 4408 'sext' 'sext_ln1171_1044' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4409 [1/1] (0.00ns)   --->   "%sext_ln717_42 = sext i11 %trunc_ln717_224"   --->   Operation 4409 'sext' 'sext_ln717_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4410 [1/1] (0.00ns)   --->   "%sext_ln38_24 = sext i8 %trunc_ln717_227" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4410 'sext' 'sext_ln38_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4411 [1/1] (0.00ns)   --->   "%sext_ln1171_182 = sext i8 %trunc_ln38_28"   --->   Operation 4411 'sext' 'sext_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4412 [1/1] (0.00ns)   --->   "%sext_ln1171_183 = sext i8 %trunc_ln38_28"   --->   Operation 4412 'sext' 'sext_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4413 [1/1] (0.00ns)   --->   "%shl_ln1171_90 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_28, i3 0"   --->   Operation 4413 'bitconcatenate' 'shl_ln1171_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4414 [1/1] (0.00ns)   --->   "%sext_ln1171_185 = sext i11 %shl_ln1171_90"   --->   Operation 4414 'sext' 'sext_ln1171_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4415 [1/1] (1.48ns)   --->   "%sub_ln1171_117 = sub i12 %sext_ln1171_185, i12 %sext_ln1171_183"   --->   Operation 4415 'sub' 'sub_ln1171_117' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4416 [1/1] (0.00ns)   --->   "%trunc_ln717_229 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_117, i32 2, i32 11"   --->   Operation 4416 'partselect' 'trunc_ln717_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4417 [1/1] (0.00ns)   --->   "%sext_ln1171_1048 = sext i10 %trunc_ln717_229"   --->   Operation 4417 'sext' 'sext_ln1171_1048' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4418 [1/1] (0.00ns)   --->   "%shl_ln1171_92 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_28, i2 0"   --->   Operation 4418 'bitconcatenate' 'shl_ln1171_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4419 [1/1] (0.00ns)   --->   "%sext_ln1171_187 = sext i10 %shl_ln1171_92"   --->   Operation 4419 'sext' 'sext_ln1171_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4420 [1/1] (1.53ns)   --->   "%sub_ln1171_119 = sub i13 %sub_ln1171_118, i13 %sext_ln1171_187"   --->   Operation 4420 'sub' 'sub_ln1171_119' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4421 [1/1] (0.00ns)   --->   "%trunc_ln717_230 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_119, i32 2, i32 12"   --->   Operation 4421 'partselect' 'trunc_ln717_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4422 [1/1] (1.53ns)   --->   "%sub_ln1171_120 = sub i13 %sub_ln1171_118, i13 %sext_ln1171_182"   --->   Operation 4422 'sub' 'sub_ln1171_120' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4423 [1/1] (0.00ns)   --->   "%trunc_ln717_231 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_120, i32 2, i32 12"   --->   Operation 4423 'partselect' 'trunc_ln717_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4424 [1/1] (0.00ns)   --->   "%sext_ln38_25 = sext i7 %trunc_ln717_232" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4424 'sext' 'sext_ln38_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4425 [1/1] (0.00ns)   --->   "%sext_ln1171_188 = sext i8 %trunc_ln38_30"   --->   Operation 4425 'sext' 'sext_ln1171_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4426 [1/1] (0.00ns)   --->   "%sext_ln1171_189 = sext i8 %trunc_ln38_30"   --->   Operation 4426 'sext' 'sext_ln1171_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4427 [1/1] (1.30ns)   --->   "%sub_ln1171_123 = sub i9 0, i9 %sext_ln1171_189"   --->   Operation 4427 'sub' 'sub_ln1171_123' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4428 [1/1] (0.00ns)   --->   "%trunc_ln717_236 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_123, i32 2, i32 8"   --->   Operation 4428 'partselect' 'trunc_ln717_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4429 [1/1] (0.00ns)   --->   "%sext_ln1171_1053 = sext i8 %trunc_ln717_237"   --->   Operation 4429 'sext' 'sext_ln1171_1053' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4430 [1/1] (0.00ns)   --->   "%sext_ln1171_1054 = sext i8 %trunc_ln717_237"   --->   Operation 4430 'sext' 'sext_ln1171_1054' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4431 [1/1] (0.00ns)   --->   "%shl_ln1171_94 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_30, i2 0"   --->   Operation 4431 'bitconcatenate' 'shl_ln1171_94' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4432 [1/1] (0.00ns)   --->   "%sext_ln1171_191 = sext i10 %shl_ln1171_94"   --->   Operation 4432 'sext' 'sext_ln1171_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4433 [1/1] (1.41ns)   --->   "%add_ln1171_14 = add i11 %sext_ln1171_191, i11 %sext_ln1171_188"   --->   Operation 4433 'add' 'add_ln1171_14' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4434 [1/1] (0.00ns)   --->   "%trunc_ln717_238 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_14, i32 2, i32 10"   --->   Operation 4434 'partselect' 'trunc_ln717_238' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4435 [1/1] (0.00ns)   --->   "%sext_ln38_27 = sext i8 %trunc_ln717_241" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4435 'sext' 'sext_ln38_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4436 [1/1] (0.00ns)   --->   "%sext_ln1171_1055 = sext i9 %trunc_ln717_243"   --->   Operation 4436 'sext' 'sext_ln1171_1055' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4437 [1/1] (0.00ns)   --->   "%sext_ln1171_1056 = sext i9 %trunc_ln717_243"   --->   Operation 4437 'sext' 'sext_ln1171_1056' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4438 [1/1] (0.00ns)   --->   "%sext_ln1171_1057 = sext i9 %trunc_ln717_243"   --->   Operation 4438 'sext' 'sext_ln1171_1057' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4439 [1/1] (0.00ns)   --->   "%sext_ln38_28 = sext i9 %trunc_ln717_244" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4439 'sext' 'sext_ln38_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4440 [1/1] (0.00ns)   --->   "%sext_ln1171_1058 = sext i7 %trunc_ln717_246"   --->   Operation 4440 'sext' 'sext_ln1171_1058' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4441 [1/1] (0.00ns)   --->   "%sext_ln38_29 = sext i9 %trunc_ln717_247" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4441 'sext' 'sext_ln38_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4442 [1/1] (0.00ns)   --->   "%sext_ln38_30 = sext i7 %trunc_ln717_248" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4442 'sext' 'sext_ln38_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4443 [1/1] (0.00ns)   --->   "%sext_ln1171_1059 = sext i10 %trunc_ln717_249"   --->   Operation 4443 'sext' 'sext_ln1171_1059' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4444 [1/1] (0.00ns)   --->   "%sext_ln717_48 = sext i11 %trunc_ln717_250"   --->   Operation 4444 'sext' 'sext_ln717_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4445 [1/1] (0.00ns)   --->   "%sext_ln1171_1061 = sext i11 %trunc_ln717_254"   --->   Operation 4445 'sext' 'sext_ln1171_1061' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4446 [1/1] (0.00ns)   --->   "%sext_ln1171_1062 = sext i12 %trunc_ln717_255"   --->   Operation 4446 'sext' 'sext_ln1171_1062' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4447 [1/1] (0.00ns)   --->   "%sext_ln1171_1063 = sext i11 %trunc_ln717_256"   --->   Operation 4447 'sext' 'sext_ln1171_1063' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4448 [1/1] (0.00ns)   --->   "%sext_ln1171_1066 = sext i7 %trunc_ln717_260"   --->   Operation 4448 'sext' 'sext_ln1171_1066' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4449 [1/1] (0.00ns)   --->   "%sext_ln1171_1067 = sext i12 %trunc_ln717_261"   --->   Operation 4449 'sext' 'sext_ln1171_1067' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4450 [1/1] (0.00ns)   --->   "%shl_ln1171_104 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_36, i4 0"   --->   Operation 4450 'bitconcatenate' 'shl_ln1171_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4451 [1/1] (0.00ns)   --->   "%sext_ln1171_211 = sext i12 %shl_ln1171_104"   --->   Operation 4451 'sext' 'sext_ln1171_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4452 [1/1] (0.00ns)   --->   "%shl_ln1171_105 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_36, i1 0"   --->   Operation 4452 'bitconcatenate' 'shl_ln1171_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4453 [1/1] (0.00ns)   --->   "%sext_ln1171_212 = sext i9 %shl_ln1171_105"   --->   Operation 4453 'sext' 'sext_ln1171_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4454 [1/1] (1.54ns)   --->   "%sub_ln1171_142 = sub i13 %sext_ln1171_212, i13 %sext_ln1171_211"   --->   Operation 4454 'sub' 'sub_ln1171_142' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4455 [1/1] (0.00ns)   --->   "%trunc_ln717_262 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_142, i32 2, i32 12"   --->   Operation 4455 'partselect' 'trunc_ln717_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4456 [1/1] (0.00ns)   --->   "%sext_ln1171_1069 = sext i12 %trunc_ln717_266"   --->   Operation 4456 'sext' 'sext_ln1171_1069' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4457 [1/1] (0.00ns)   --->   "%sext_ln1171_1070 = sext i10 %trunc_ln717_267"   --->   Operation 4457 'sext' 'sext_ln1171_1070' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4458 [1/1] (0.00ns)   --->   "%sext_ln1171_1071 = sext i10 %trunc_ln717_267"   --->   Operation 4458 'sext' 'sext_ln1171_1071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4459 [1/1] (0.00ns)   --->   "%sext_ln717_50 = sext i11 %trunc_ln717_268"   --->   Operation 4459 'sext' 'sext_ln717_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4460 [1/1] (0.00ns)   --->   "%sext_ln38_33 = sext i8 %trunc_ln717_271" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4460 'sext' 'sext_ln38_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4461 [1/1] (0.00ns)   --->   "%sext_ln1171_1072 = sext i11 %trunc_ln717_272"   --->   Operation 4461 'sext' 'sext_ln1171_1072' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4462 [1/1] (0.00ns)   --->   "%sext_ln1171_1073 = sext i11 %trunc_ln717_273"   --->   Operation 4462 'sext' 'sext_ln1171_1073' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4463 [1/1] (0.00ns)   --->   "%shl_ln1171_109 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_408, i2 0"   --->   Operation 4463 'bitconcatenate' 'shl_ln1171_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4464 [1/1] (0.00ns)   --->   "%sext_ln1171_219 = sext i10 %shl_ln1171_109"   --->   Operation 4464 'sext' 'sext_ln1171_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4465 [1/1] (1.41ns)   --->   "%sub_ln1171_148 = sub i11 0, i11 %sext_ln1171_219"   --->   Operation 4465 'sub' 'sub_ln1171_148' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4466 [1/1] (0.00ns)   --->   "%trunc_ln717_274 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_148, i32 2, i32 10"   --->   Operation 4466 'partselect' 'trunc_ln717_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4467 [1/1] (0.00ns)   --->   "%sext_ln717_51 = sext i9 %trunc_ln717_274"   --->   Operation 4467 'sext' 'sext_ln717_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4468 [1/1] (0.00ns)   --->   "%sext_ln717_53 = sext i7 %trunc_ln717_278"   --->   Operation 4468 'sext' 'sext_ln717_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4469 [1/1] (0.00ns)   --->   "%sext_ln717_54 = sext i7 %trunc_ln717_278"   --->   Operation 4469 'sext' 'sext_ln717_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4470 [1/1] (0.00ns)   --->   "%sext_ln1171_1074 = sext i7 %trunc_ln717_281"   --->   Operation 4470 'sext' 'sext_ln1171_1074' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4471 [1/1] (0.00ns)   --->   "%sext_ln1171_1075 = sext i7 %trunc_ln717_281"   --->   Operation 4471 'sext' 'sext_ln1171_1075' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4472 [1/1] (0.00ns)   --->   "%sext_ln717_56 = sext i8 %trunc_ln717_282"   --->   Operation 4472 'sext' 'sext_ln717_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4473 [1/1] (0.00ns)   --->   "%sext_ln38_34 = sext i7 %trunc_ln717_284" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4473 'sext' 'sext_ln38_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4474 [1/1] (0.00ns)   --->   "%sext_ln1171_1076 = sext i8 %trunc_ln717_286"   --->   Operation 4474 'sext' 'sext_ln1171_1076' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4475 [1/1] (0.00ns)   --->   "%sext_ln1171_1078 = sext i9 %trunc_ln717_287"   --->   Operation 4475 'sext' 'sext_ln1171_1078' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4476 [1/1] (0.00ns)   --->   "%sext_ln38_35 = sext i9 %trunc_ln717_288" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4476 'sext' 'sext_ln38_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4477 [1/1] (0.00ns)   --->   "%sext_ln1171_225 = sext i8 %trunc_ln38_42"   --->   Operation 4477 'sext' 'sext_ln1171_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4478 [1/1] (0.00ns)   --->   "%sext_ln1171_1079 = sext i11 %trunc_ln717_289"   --->   Operation 4478 'sext' 'sext_ln1171_1079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4479 [1/1] (0.00ns)   --->   "%sext_ln1171_1080 = sext i12 %trunc_ln717_290"   --->   Operation 4479 'sext' 'sext_ln1171_1080' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4480 [1/1] (0.00ns)   --->   "%sext_ln1171_1081 = sext i12 %trunc_ln717_291"   --->   Operation 4480 'sext' 'sext_ln1171_1081' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4481 [1/1] (0.00ns)   --->   "%shl_ln1171_112 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_42, i5 0"   --->   Operation 4481 'bitconcatenate' 'shl_ln1171_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4482 [1/1] (0.00ns)   --->   "%sext_ln1171_229 = sext i13 %shl_ln1171_112"   --->   Operation 4482 'sext' 'sext_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4483 [1/1] (0.00ns)   --->   "%shl_ln1171_113 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_42, i2 0"   --->   Operation 4483 'bitconcatenate' 'shl_ln1171_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4484 [1/1] (0.00ns)   --->   "%sext_ln1171_230 = sext i10 %shl_ln1171_113"   --->   Operation 4484 'sext' 'sext_ln1171_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4485 [1/1] (1.53ns)   --->   "%sub_ln1171_155 = sub i14 %sext_ln1171_229, i14 %sext_ln1171_230"   --->   Operation 4485 'sub' 'sub_ln1171_155' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4486 [1/1] (0.00ns)   --->   "%trunc_ln717_292 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_155, i32 2, i32 13"   --->   Operation 4486 'partselect' 'trunc_ln717_292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4487 [1/1] (0.00ns)   --->   "%sext_ln1171_1083 = sext i12 %trunc_ln717_293"   --->   Operation 4487 'sext' 'sext_ln1171_1083' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4488 [1/1] (0.00ns)   --->   "%shl_ln1171_114 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_42, i3 0"   --->   Operation 4488 'bitconcatenate' 'shl_ln1171_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4489 [1/1] (0.00ns)   --->   "%sext_ln1171_231 = sext i11 %shl_ln1171_114"   --->   Operation 4489 'sext' 'sext_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4490 [1/1] (1.48ns)   --->   "%add_ln1171_17 = add i12 %sext_ln1171_231, i12 %sext_ln1171_225"   --->   Operation 4490 'add' 'add_ln1171_17' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4491 [1/1] (0.00ns)   --->   "%trunc_ln717_294 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_17, i32 2, i32 11"   --->   Operation 4491 'partselect' 'trunc_ln717_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4492 [1/1] (0.00ns)   --->   "%sext_ln38_36 = sext i10 %trunc_ln717_294" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4492 'sext' 'sext_ln38_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4493 [1/1] (0.00ns)   --->   "%sext_ln1171_1084 = sext i11 %trunc_ln717_295"   --->   Operation 4493 'sext' 'sext_ln1171_1084' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4494 [1/1] (0.00ns)   --->   "%sext_ln1171_1085 = sext i12 %trunc_ln717_296"   --->   Operation 4494 'sext' 'sext_ln1171_1085' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4495 [1/1] (0.00ns)   --->   "%sext_ln1171_1086 = sext i10 %trunc_ln717_297"   --->   Operation 4495 'sext' 'sext_ln1171_1086' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4496 [1/1] (0.00ns)   --->   "%sext_ln1171_1088 = sext i9 %trunc_ln717_299"   --->   Operation 4496 'sext' 'sext_ln1171_1088' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4497 [1/1] (0.00ns)   --->   "%sext_ln38_37 = sext i8 %trunc_ln717_300" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4497 'sext' 'sext_ln38_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4498 [1/1] (0.00ns)   --->   "%sext_ln1171_1089 = sext i12 %trunc_ln717_302"   --->   Operation 4498 'sext' 'sext_ln1171_1089' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4499 [1/1] (0.00ns)   --->   "%sext_ln1171_1090 = sext i11 %trunc_ln717_303"   --->   Operation 4499 'sext' 'sext_ln1171_1090' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4500 [1/1] (0.00ns)   --->   "%sext_ln717_59 = sext i11 %trunc_ln717_304"   --->   Operation 4500 'sext' 'sext_ln717_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4501 [1/1] (0.00ns)   --->   "%sext_ln38_38 = sext i9 %trunc_ln717_306" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4501 'sext' 'sext_ln38_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4502 [1/1] (0.00ns)   --->   "%sext_ln717_60 = sext i9 %trunc_ln717_307"   --->   Operation 4502 'sext' 'sext_ln717_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4503 [1/1] (0.00ns)   --->   "%sext_ln1171_1091 = sext i11 %trunc_ln717_309"   --->   Operation 4503 'sext' 'sext_ln1171_1091' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4504 [1/1] (0.00ns)   --->   "%sext_ln1171_1092 = sext i11 %trunc_ln717_310"   --->   Operation 4504 'sext' 'sext_ln1171_1092' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4505 [1/1] (0.00ns)   --->   "%sext_ln38_39 = sext i9 %trunc_ln717_311" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4505 'sext' 'sext_ln38_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4506 [1/1] (0.00ns)   --->   "%sext_ln717_61 = sext i13 %trunc_ln717_312"   --->   Operation 4506 'sext' 'sext_ln717_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4507 [1/1] (0.00ns)   --->   "%sext_ln1171_1093 = sext i12 %trunc_ln717_313"   --->   Operation 4507 'sext' 'sext_ln1171_1093' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4508 [1/1] (0.00ns)   --->   "%sext_ln1171_1094 = sext i12 %trunc_ln717_314"   --->   Operation 4508 'sext' 'sext_ln1171_1094' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4509 [1/1] (0.00ns)   --->   "%sext_ln1171_1095 = sext i12 %trunc_ln717_315"   --->   Operation 4509 'sext' 'sext_ln1171_1095' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4510 [1/1] (0.00ns)   --->   "%sext_ln1171_1096 = sext i11 %trunc_ln717_316"   --->   Operation 4510 'sext' 'sext_ln1171_1096' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4511 [1/1] (0.00ns)   --->   "%sext_ln42_24 = sext i9 %trunc_ln717_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4511 'sext' 'sext_ln42_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4512 [1/1] (0.00ns)   --->   "%sext_ln42_26 = sext i9 %trunc_ln717_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4512 'sext' 'sext_ln42_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4513 [1/1] (0.00ns)   --->   "%sext_ln38_42 = sext i7 %trunc_ln717_321" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4513 'sext' 'sext_ln38_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4514 [1/1] (0.00ns)   --->   "%sext_ln1171_1097 = sext i11 %trunc_ln717_322"   --->   Operation 4514 'sext' 'sext_ln1171_1097' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4515 [1/1] (0.00ns)   --->   "%sext_ln1171_1098 = sext i12 %trunc_ln717_323"   --->   Operation 4515 'sext' 'sext_ln1171_1098' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4516 [1/1] (0.00ns)   --->   "%sext_ln1171_1099 = sext i12 %trunc_ln717_324"   --->   Operation 4516 'sext' 'sext_ln1171_1099' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4517 [1/1] (0.00ns)   --->   "%sext_ln38_43 = sext i12 %trunc_ln717_325" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4517 'sext' 'sext_ln38_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4518 [1/1] (0.00ns)   --->   "%sext_ln38_44 = sext i7 %trunc_ln717_326" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4518 'sext' 'sext_ln38_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4519 [1/1] (0.00ns)   --->   "%sext_ln1171_1100 = sext i9 %trunc_ln717_327"   --->   Operation 4519 'sext' 'sext_ln1171_1100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4520 [1/1] (0.00ns)   --->   "%sext_ln1171_1101 = sext i11 %trunc_ln717_328"   --->   Operation 4520 'sext' 'sext_ln1171_1101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4521 [1/1] (0.00ns)   --->   "%sext_ln1171_1102 = sext i11 %trunc_ln717_329"   --->   Operation 4521 'sext' 'sext_ln1171_1102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4522 [1/1] (0.00ns)   --->   "%sext_ln1171_1103 = sext i10 %trunc_ln717_330"   --->   Operation 4522 'sext' 'sext_ln1171_1103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4523 [1/1] (0.00ns)   --->   "%sext_ln1171_276 = sext i8 %mult_V_569"   --->   Operation 4523 'sext' 'sext_ln1171_276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4524 [1/1] (0.00ns)   --->   "%sext_ln42_27 = sext i10 %trunc_ln717_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4524 'sext' 'sext_ln42_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4525 [1/1] (0.00ns)   --->   "%shl_ln1171_137 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %mult_V_569, i2 0"   --->   Operation 4525 'bitconcatenate' 'shl_ln1171_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4526 [1/1] (0.00ns)   --->   "%sext_ln1171_279 = sext i10 %shl_ln1171_137"   --->   Operation 4526 'sext' 'sext_ln1171_279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4527 [1/1] (1.41ns)   --->   "%sub_ln1171_185 = sub i11 0, i11 %sext_ln1171_279"   --->   Operation 4527 'sub' 'sub_ln1171_185' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4528 [1/1] (0.00ns)   --->   "%trunc_ln717_335 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_185, i32 2, i32 10"   --->   Operation 4528 'partselect' 'trunc_ln717_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4529 [1/1] (0.00ns)   --->   "%sext_ln1171_1104 = sext i9 %trunc_ln717_335"   --->   Operation 4529 'sext' 'sext_ln1171_1104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4530 [1/1] (1.41ns)   --->   "%add_ln1171_21 = add i11 %sext_ln1171_279, i11 %sext_ln1171_276"   --->   Operation 4530 'add' 'add_ln1171_21' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4531 [1/1] (0.00ns)   --->   "%trunc_ln717_336 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_21, i32 2, i32 10"   --->   Operation 4531 'partselect' 'trunc_ln717_336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4532 [1/1] (0.00ns)   --->   "%sext_ln1171_1105 = sext i9 %trunc_ln717_336"   --->   Operation 4532 'sext' 'sext_ln1171_1105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4533 [1/1] (0.00ns)   --->   "%sext_ln38_45 = sext i7 %trunc_ln717_337" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4533 'sext' 'sext_ln38_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4534 [1/1] (0.00ns)   --->   "%sext_ln1171_1107 = sext i9 %trunc_ln717_338"   --->   Operation 4534 'sext' 'sext_ln1171_1107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4535 [1/1] (0.00ns)   --->   "%sext_ln1171_1108 = sext i12 %trunc_ln717_339"   --->   Operation 4535 'sext' 'sext_ln1171_1108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4536 [1/1] (0.00ns)   --->   "%sext_ln1171_1110 = sext i10 %trunc_ln717_341"   --->   Operation 4536 'sext' 'sext_ln1171_1110' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4537 [1/1] (0.00ns)   --->   "%sext_ln38_46 = sext i10 %trunc_ln717_342" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4537 'sext' 'sext_ln38_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4538 [1/1] (0.00ns)   --->   "%sext_ln717_65 = sext i9 %trunc_ln717_346"   --->   Operation 4538 'sext' 'sext_ln717_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4539 [1/1] (1.54ns)   --->   "%sub_ln1171_196 = sub i12 %sub_ln1171_195, i12 %sext_ln1171_291"   --->   Operation 4539 'sub' 'sub_ln1171_196' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4540 [1/1] (0.00ns)   --->   "%trunc_ln717_353 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_196, i32 2, i32 11"   --->   Operation 4540 'partselect' 'trunc_ln717_353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4541 [1/1] (0.00ns)   --->   "%sext_ln1171_1113 = sext i10 %trunc_ln717_354"   --->   Operation 4541 'sext' 'sext_ln1171_1113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4542 [1/1] (0.00ns)   --->   "%sext_ln1171_1114 = sext i7 %trunc_ln717_355"   --->   Operation 4542 'sext' 'sext_ln1171_1114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4543 [1/1] (0.00ns)   --->   "%shl_ln717_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_54, i1 0"   --->   Operation 4543 'bitconcatenate' 'shl_ln717_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4544 [1/1] (0.00ns)   --->   "%sext_ln1171_1115 = sext i9 %shl_ln717_4"   --->   Operation 4544 'sext' 'sext_ln1171_1115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4545 [1/1] (0.00ns)   --->   "%shl_ln1171_145 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_54, i4 0"   --->   Operation 4545 'bitconcatenate' 'shl_ln1171_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4546 [1/1] (0.00ns)   --->   "%sext_ln1171_297 = sext i12 %shl_ln1171_145"   --->   Operation 4546 'sext' 'sext_ln1171_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4547 [1/1] (0.00ns)   --->   "%sext_ln1171_298 = sext i9 %shl_ln717_4"   --->   Operation 4547 'sext' 'sext_ln1171_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4548 [1/1] (1.54ns)   --->   "%add_ln1171_22 = add i13 %sext_ln1171_297, i13 %sext_ln1171_298"   --->   Operation 4548 'add' 'add_ln1171_22' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4549 [1/1] (0.00ns)   --->   "%trunc_ln717_358 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_22, i32 2, i32 12"   --->   Operation 4549 'partselect' 'trunc_ln717_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4550 [1/1] (0.00ns)   --->   "%sext_ln1171_1118 = sext i9 %trunc_ln717_360"   --->   Operation 4550 'sext' 'sext_ln1171_1118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4551 [1/1] (0.00ns)   --->   "%sext_ln1171_1120 = sext i8 %trunc_ln717_365"   --->   Operation 4551 'sext' 'sext_ln1171_1120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4552 [1/1] (0.00ns)   --->   "%sext_ln717_75 = sext i11 %trunc_ln717_369"   --->   Operation 4552 'sext' 'sext_ln717_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4553 [1/1] (0.00ns)   --->   "%sext_ln1171_1123 = sext i12 %trunc_ln717_371"   --->   Operation 4553 'sext' 'sext_ln1171_1123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4554 [1/1] (0.00ns)   --->   "%sext_ln1171_309 = sext i8 %trunc_ln38_57"   --->   Operation 4554 'sext' 'sext_ln1171_309' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4555 [1/1] (1.30ns)   --->   "%sub_ln1171_206 = sub i9 0, i9 %sext_ln1171_309"   --->   Operation 4555 'sub' 'sub_ln1171_206' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4556 [1/1] (0.00ns)   --->   "%trunc_ln717_373 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_206, i32 2, i32 8"   --->   Operation 4556 'partselect' 'trunc_ln717_373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4557 [1/1] (0.00ns)   --->   "%sext_ln1171_1124 = sext i7 %trunc_ln717_373"   --->   Operation 4557 'sext' 'sext_ln1171_1124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4558 [1/1] (0.00ns)   --->   "%sext_ln1171_1125 = sext i7 %trunc_ln717_373"   --->   Operation 4558 'sext' 'sext_ln1171_1125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4559 [1/1] (0.00ns)   --->   "%shl_ln1171_151 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_57, i1 0"   --->   Operation 4559 'bitconcatenate' 'shl_ln1171_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4560 [1/1] (0.00ns)   --->   "%sext_ln1171_310 = sext i9 %shl_ln1171_151"   --->   Operation 4560 'sext' 'sext_ln1171_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4561 [1/1] (1.36ns)   --->   "%sub_ln1171_207 = sub i10 0, i10 %sext_ln1171_310"   --->   Operation 4561 'sub' 'sub_ln1171_207' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4562 [1/1] (0.00ns)   --->   "%trunc_ln717_374 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_207, i32 2, i32 9"   --->   Operation 4562 'partselect' 'trunc_ln717_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4563 [1/1] (0.00ns)   --->   "%sext_ln717_76 = sext i8 %trunc_ln717_374"   --->   Operation 4563 'sext' 'sext_ln717_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4564 [1/1] (0.00ns)   --->   "%sext_ln38_49 = sext i11 %trunc_ln717_376" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4564 'sext' 'sext_ln38_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4565 [1/1] (0.00ns)   --->   "%sext_ln1171_1126 = sext i11 %trunc_ln717_377"   --->   Operation 4565 'sext' 'sext_ln1171_1126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4566 [1/1] (0.00ns)   --->   "%sext_ln1171_1127 = sext i10 %trunc_ln717_378"   --->   Operation 4566 'sext' 'sext_ln1171_1127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4567 [1/1] (0.00ns)   --->   "%sext_ln1171_1128 = sext i10 %trunc_ln717_379"   --->   Operation 4567 'sext' 'sext_ln1171_1128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4568 [1/1] (0.00ns)   --->   "%sext_ln1171_1129 = sext i12 %trunc_ln717_380"   --->   Operation 4568 'sext' 'sext_ln1171_1129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4569 [1/1] (0.00ns)   --->   "%sext_ln717_77 = sext i13 %trunc_ln717_382"   --->   Operation 4569 'sext' 'sext_ln717_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4570 [1/1] (0.00ns)   --->   "%sext_ln717_78 = sext i13 %trunc_ln717_383"   --->   Operation 4570 'sext' 'sext_ln717_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4571 [1/1] (0.00ns)   --->   "%sext_ln1171_1130 = sext i12 %trunc_ln717_384"   --->   Operation 4571 'sext' 'sext_ln1171_1130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4572 [1/1] (0.00ns)   --->   "%sext_ln1171_1131 = sext i11 %trunc_ln717_385"   --->   Operation 4572 'sext' 'sext_ln1171_1131' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4573 [1/1] (0.00ns)   --->   "%sext_ln1171_1132 = sext i12 %trunc_ln717_386"   --->   Operation 4573 'sext' 'sext_ln1171_1132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4574 [1/1] (0.00ns)   --->   "%sext_ln717_79 = sext i10 %trunc_ln717_387"   --->   Operation 4574 'sext' 'sext_ln717_79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4575 [1/1] (0.00ns)   --->   "%sext_ln717_80 = sext i11 %trunc_ln717_390"   --->   Operation 4575 'sext' 'sext_ln717_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4576 [1/1] (0.00ns)   --->   "%sext_ln717_81 = sext i12 %trunc_ln717_391"   --->   Operation 4576 'sext' 'sext_ln717_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4577 [1/1] (0.00ns)   --->   "%sext_ln717_82 = sext i12 %trunc_ln717_392"   --->   Operation 4577 'sext' 'sext_ln717_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4578 [1/1] (0.00ns)   --->   "%sext_ln1171_1133 = sext i10 %trunc_ln717_394"   --->   Operation 4578 'sext' 'sext_ln1171_1133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4579 [1/1] (0.00ns)   --->   "%sext_ln1171_335 = sext i8 %trunc_ln38_61"   --->   Operation 4579 'sext' 'sext_ln1171_335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4580 [1/1] (0.00ns)   --->   "%sext_ln1171_1135 = sext i11 %trunc_ln717_398"   --->   Operation 4580 'sext' 'sext_ln1171_1135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4581 [1/1] (0.00ns)   --->   "%shl_ln1171_164 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_61, i1 0"   --->   Operation 4581 'bitconcatenate' 'shl_ln1171_164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4582 [1/1] (0.00ns)   --->   "%sext_ln1171_337 = sext i9 %shl_ln1171_164"   --->   Operation 4582 'sext' 'sext_ln1171_337' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4583 [1/1] (1.36ns)   --->   "%sub_ln1171_218 = sub i10 0, i10 %sext_ln1171_337"   --->   Operation 4583 'sub' 'sub_ln1171_218' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4584 [1/1] (0.00ns)   --->   "%trunc_ln717_399 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_218, i32 2, i32 9"   --->   Operation 4584 'partselect' 'trunc_ln717_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4585 [1/1] (0.00ns)   --->   "%sext_ln1171_1136 = sext i8 %trunc_ln717_399"   --->   Operation 4585 'sext' 'sext_ln1171_1136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4586 [1/1] (0.00ns)   --->   "%shl_ln1171_165 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_61, i3 0"   --->   Operation 4586 'bitconcatenate' 'shl_ln1171_165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4587 [1/1] (0.00ns)   --->   "%sext_ln1171_338 = sext i11 %shl_ln1171_165"   --->   Operation 4587 'sext' 'sext_ln1171_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4588 [1/1] (1.48ns)   --->   "%sub_ln1171_219 = sub i12 %sext_ln1171_338, i12 %sext_ln1171_335"   --->   Operation 4588 'sub' 'sub_ln1171_219' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4589 [1/1] (0.00ns)   --->   "%trunc_ln717_400 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_219, i32 2, i32 11"   --->   Operation 4589 'partselect' 'trunc_ln717_400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4590 [1/1] (1.48ns)   --->   "%sub_ln1171_220 = sub i12 0, i12 %sext_ln1171_338"   --->   Operation 4590 'sub' 'sub_ln1171_220' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4591 [1/1] (0.00ns)   --->   "%trunc_ln717_401 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_220, i32 2, i32 11"   --->   Operation 4591 'partselect' 'trunc_ln717_401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4592 [1/1] (0.00ns)   --->   "%sext_ln717_84 = sext i10 %trunc_ln717_401"   --->   Operation 4592 'sext' 'sext_ln717_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4593 [1/1] (0.00ns)   --->   "%sext_ln1171_1137 = sext i9 %trunc_ln717_405"   --->   Operation 4593 'sext' 'sext_ln1171_1137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4594 [1/1] (0.00ns)   --->   "%sext_ln38_54 = sext i7 %trunc_ln717_406" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4594 'sext' 'sext_ln38_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4595 [1/1] (0.00ns)   --->   "%sext_ln1171_1138 = sext i7 %trunc_ln717_409"   --->   Operation 4595 'sext' 'sext_ln1171_1138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4596 [1/1] (0.00ns)   --->   "%sext_ln38_55 = sext i9 %trunc_ln717_410" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4596 'sext' 'sext_ln38_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4597 [1/1] (0.00ns)   --->   "%sext_ln717_89 = sext i13 %trunc_ln717_411"   --->   Operation 4597 'sext' 'sext_ln717_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4598 [1/1] (0.00ns)   --->   "%sext_ln1171_345 = sext i8 %trunc_ln38_65"   --->   Operation 4598 'sext' 'sext_ln1171_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4599 [1/1] (0.00ns)   --->   "%tmp_43 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_65, i2 0"   --->   Operation 4599 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4600 [1/1] (0.00ns)   --->   "%sext_ln1171_984 = sext i10 %tmp_43"   --->   Operation 4600 'sext' 'sext_ln1171_984' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4601 [1/1] (1.41ns)   --->   "%sub_ln1171_654 = sub i11 %sext_ln1171_345, i11 %sext_ln1171_984"   --->   Operation 4601 'sub' 'sub_ln1171_654' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4602 [1/1] (0.00ns)   --->   "%trunc_ln717_414 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_654, i32 2, i32 10"   --->   Operation 4602 'partselect' 'trunc_ln717_414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4603 [1/1] (0.00ns)   --->   "%sext_ln1171_1139 = sext i9 %trunc_ln717_414"   --->   Operation 4603 'sext' 'sext_ln1171_1139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4604 [1/1] (0.00ns)   --->   "%sext_ln1171_1140 = sext i12 %trunc_ln717_415"   --->   Operation 4604 'sext' 'sext_ln1171_1140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4605 [1/1] (0.00ns)   --->   "%shl_ln1171_167 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_65, i4 0"   --->   Operation 4605 'bitconcatenate' 'shl_ln1171_167' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4606 [1/1] (0.00ns)   --->   "%sext_ln1171_346 = sext i12 %shl_ln1171_167"   --->   Operation 4606 'sext' 'sext_ln1171_346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4607 [1/1] (1.54ns)   --->   "%sub_ln1171_225 = sub i13 0, i13 %sext_ln1171_346"   --->   Operation 4607 'sub' 'sub_ln1171_225' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4608 [1/1] (0.00ns)   --->   "%trunc_ln717_416 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_225, i32 2, i32 12"   --->   Operation 4608 'partselect' 'trunc_ln717_416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4609 [1/1] (0.00ns)   --->   "%sext_ln1171_1141 = sext i12 %trunc_ln717_418"   --->   Operation 4609 'sext' 'sext_ln1171_1141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4610 [1/1] (0.00ns)   --->   "%sext_ln38_56 = sext i7 %trunc_ln717_419" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4610 'sext' 'sext_ln38_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4611 [1/1] (0.00ns)   --->   "%sext_ln717_93 = sext i11 %trunc_ln717_420"   --->   Operation 4611 'sext' 'sext_ln717_93' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4612 [1/1] (0.00ns)   --->   "%sext_ln1171_1142 = sext i9 %trunc_ln717_422"   --->   Operation 4612 'sext' 'sext_ln1171_1142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4613 [1/1] (0.00ns)   --->   "%sext_ln38_57 = sext i11 %trunc_ln717_423" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4613 'sext' 'sext_ln38_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4614 [1/1] (0.00ns)   --->   "%sext_ln1171_357 = sext i8 %trunc_ln38_67"   --->   Operation 4614 'sext' 'sext_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4615 [1/1] (1.30ns)   --->   "%sub_ln1171_229 = sub i9 0, i9 %sext_ln1171_357"   --->   Operation 4615 'sub' 'sub_ln1171_229' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4616 [1/1] (0.00ns)   --->   "%trunc_ln717_424 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_229, i32 2, i32 8"   --->   Operation 4616 'partselect' 'trunc_ln717_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4617 [1/1] (0.00ns)   --->   "%shl_ln1171_173 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_67, i3 0"   --->   Operation 4617 'bitconcatenate' 'shl_ln1171_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4618 [1/1] (0.00ns)   --->   "%sext_ln1171_358 = sext i11 %shl_ln1171_173"   --->   Operation 4618 'sext' 'sext_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4619 [1/1] (1.48ns)   --->   "%sub_ln1171_230 = sub i12 0, i12 %sext_ln1171_358"   --->   Operation 4619 'sub' 'sub_ln1171_230' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4620 [1/1] (0.00ns)   --->   "%trunc_ln717_425 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_230, i32 2, i32 11"   --->   Operation 4620 'partselect' 'trunc_ln717_425' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4621 [1/1] (0.00ns)   --->   "%sext_ln1171_1143 = sext i11 %trunc_ln717_426"   --->   Operation 4621 'sext' 'sext_ln1171_1143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4622 [1/1] (0.00ns)   --->   "%sext_ln1171_1144 = sext i12 %trunc_ln717_427"   --->   Operation 4622 'sext' 'sext_ln1171_1144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4623 [1/1] (0.00ns)   --->   "%sext_ln38_58 = sext i9 %trunc_ln717_428" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4623 'sext' 'sext_ln38_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4624 [1/1] (0.00ns)   --->   "%sext_ln1171_1145 = sext i10 %trunc_ln717_429"   --->   Operation 4624 'sext' 'sext_ln1171_1145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4625 [1/1] (0.00ns)   --->   "%sext_ln1171_1146 = sext i10 %trunc_ln717_432"   --->   Operation 4625 'sext' 'sext_ln1171_1146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4626 [1/1] (0.00ns)   --->   "%sext_ln1171_1147 = sext i9 %trunc_ln717_433"   --->   Operation 4626 'sext' 'sext_ln1171_1147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4627 [1/1] (0.00ns)   --->   "%sext_ln717_98 = sext i10 %trunc_ln717_434"   --->   Operation 4627 'sext' 'sext_ln717_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4628 [1/1] (0.00ns)   --->   "%sext_ln38_59 = sext i8 %trunc_ln717_436" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4628 'sext' 'sext_ln38_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4629 [1/1] (0.00ns)   --->   "%sext_ln38_60 = sext i8 %trunc_ln717_436" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4629 'sext' 'sext_ln38_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4630 [1/1] (0.00ns)   --->   "%sext_ln1171_1148 = sext i10 %trunc_ln717_437"   --->   Operation 4630 'sext' 'sext_ln1171_1148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4631 [1/1] (0.00ns)   --->   "%sext_ln1171_1149 = sext i9 %trunc_ln717_438"   --->   Operation 4631 'sext' 'sext_ln1171_1149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4632 [1/1] (0.00ns)   --->   "%sext_ln1171_1151 = sext i11 %trunc_ln717_440"   --->   Operation 4632 'sext' 'sext_ln1171_1151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4633 [1/1] (0.00ns)   --->   "%sext_ln1171_372 = sext i9 %shl_ln1171_180"   --->   Operation 4633 'sext' 'sext_ln1171_372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4634 [1/1] (1.54ns)   --->   "%sub_ln1171_240 = sub i12 %sub_ln1171_238, i12 %sext_ln1171_372"   --->   Operation 4634 'sub' 'sub_ln1171_240' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4635 [1/1] (0.00ns)   --->   "%trunc_ln717_441 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_240, i32 2, i32 11"   --->   Operation 4635 'partselect' 'trunc_ln717_441' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4636 [1/1] (0.00ns)   --->   "%sext_ln1171_374 = sext i8 %trunc_ln38_70"   --->   Operation 4636 'sext' 'sext_ln1171_374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4637 [1/1] (0.00ns)   --->   "%sext_ln1171_375 = sext i8 %trunc_ln38_70"   --->   Operation 4637 'sext' 'sext_ln1171_375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4638 [1/1] (1.30ns)   --->   "%sub_ln1171_243 = sub i9 0, i9 %sext_ln1171_375"   --->   Operation 4638 'sub' 'sub_ln1171_243' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4639 [1/1] (0.00ns)   --->   "%trunc_ln717_444 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_243, i32 2, i32 8"   --->   Operation 4639 'partselect' 'trunc_ln717_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4640 [1/1] (0.00ns)   --->   "%sext_ln1171_1154 = sext i7 %trunc_ln717_444"   --->   Operation 4640 'sext' 'sext_ln1171_1154' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4641 [1/1] (0.00ns)   --->   "%shl_ln1171_182 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_70, i1 0"   --->   Operation 4641 'bitconcatenate' 'shl_ln1171_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4642 [1/1] (0.00ns)   --->   "%sext_ln1171_376 = sext i9 %shl_ln1171_182"   --->   Operation 4642 'sext' 'sext_ln1171_376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4643 [1/1] (1.36ns)   --->   "%sub_ln1171_244 = sub i10 0, i10 %sext_ln1171_376"   --->   Operation 4643 'sub' 'sub_ln1171_244' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4644 [1/1] (0.00ns)   --->   "%trunc_ln717_445 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_244, i32 2, i32 9"   --->   Operation 4644 'partselect' 'trunc_ln717_445' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4645 [1/1] (0.00ns)   --->   "%shl_ln1171_183 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_70, i2 0"   --->   Operation 4645 'bitconcatenate' 'shl_ln1171_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4646 [1/1] (0.00ns)   --->   "%sext_ln1171_377 = sext i10 %shl_ln1171_183"   --->   Operation 4646 'sext' 'sext_ln1171_377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4647 [1/1] (1.41ns)   --->   "%sub_ln1171_245 = sub i11 %sext_ln1171_377, i11 %sext_ln1171_374"   --->   Operation 4647 'sub' 'sub_ln1171_245' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4648 [1/1] (0.00ns)   --->   "%trunc_ln717_446 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_245, i32 2, i32 10"   --->   Operation 4648 'partselect' 'trunc_ln717_446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4649 [1/1] (0.00ns)   --->   "%sext_ln717_99 = sext i9 %trunc_ln717_446"   --->   Operation 4649 'sext' 'sext_ln717_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4650 [1/1] (0.00ns)   --->   "%sext_ln1171_1156 = sext i9 %trunc_ln717_448"   --->   Operation 4650 'sext' 'sext_ln1171_1156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4651 [1/1] (0.00ns)   --->   "%sext_ln717_100 = sext i7 %trunc_ln717_450"   --->   Operation 4651 'sext' 'sext_ln717_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4652 [1/1] (0.00ns)   --->   "%sext_ln1171_1157 = sext i7 %trunc_ln717_454"   --->   Operation 4652 'sext' 'sext_ln1171_1157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4653 [1/1] (0.00ns)   --->   "%sext_ln1171_1160 = sext i11 %trunc_ln717_457"   --->   Operation 4653 'sext' 'sext_ln1171_1160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4654 [1/1] (0.00ns)   --->   "%sext_ln1171_1161 = sext i8 %trunc_ln717_458"   --->   Operation 4654 'sext' 'sext_ln1171_1161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4655 [1/1] (0.00ns)   --->   "%sext_ln717_104 = sext i10 %trunc_ln717_459"   --->   Operation 4655 'sext' 'sext_ln717_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4656 [1/1] (0.00ns)   --->   "%sext_ln1171_1162 = sext i8 %trunc_ln717_460"   --->   Operation 4656 'sext' 'sext_ln1171_1162' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4657 [1/1] (0.00ns)   --->   "%sext_ln1171_1163 = sext i8 %trunc_ln717_460"   --->   Operation 4657 'sext' 'sext_ln1171_1163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4658 [1/1] (0.00ns)   --->   "%sext_ln1171_1164 = sext i8 %trunc_ln717_460"   --->   Operation 4658 'sext' 'sext_ln1171_1164' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4659 [1/1] (0.00ns)   --->   "%sext_ln717_106 = sext i11 %trunc_ln717_461"   --->   Operation 4659 'sext' 'sext_ln717_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4660 [1/1] (0.00ns)   --->   "%sext_ln1171_1165 = sext i9 %shl_ln717_6"   --->   Operation 4660 'sext' 'sext_ln1171_1165' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4661 [1/1] (0.00ns)   --->   "%sext_ln1171_1166 = sext i10 %trunc_ln717_464"   --->   Operation 4661 'sext' 'sext_ln1171_1166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4662 [1/1] (0.00ns)   --->   "%sext_ln42_30 = sext i10 %trunc_ln717_465" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4662 'sext' 'sext_ln42_30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4663 [1/1] (0.00ns)   --->   "%sext_ln1171_1168 = sext i8 %trunc_ln717_468"   --->   Operation 4663 'sext' 'sext_ln1171_1168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4664 [1/1] (0.00ns)   --->   "%sext_ln1171_1169 = sext i11 %trunc_ln717_469"   --->   Operation 4664 'sext' 'sext_ln1171_1169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4665 [1/1] (0.00ns)   --->   "%sext_ln38_64 = sext i9 %trunc_ln717_470" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4665 'sext' 'sext_ln38_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4666 [1/1] (0.00ns)   --->   "%sext_ln1171_1170 = sext i12 %trunc_ln717_472"   --->   Operation 4666 'sext' 'sext_ln1171_1170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4667 [1/1] (0.00ns)   --->   "%sext_ln717_113 = sext i10 %trunc_ln717_476"   --->   Operation 4667 'sext' 'sext_ln717_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4668 [1/1] (0.00ns)   --->   "%sext_ln717_114 = sext i10 %trunc_ln717_476"   --->   Operation 4668 'sext' 'sext_ln717_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4669 [1/1] (0.00ns)   --->   "%sext_ln717_117 = sext i7 %trunc_ln717_485"   --->   Operation 4669 'sext' 'sext_ln717_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4670 [1/1] (0.00ns)   --->   "%sext_ln717_118 = sext i7 %trunc_ln717_487"   --->   Operation 4670 'sext' 'sext_ln717_118' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4671 [1/1] (0.00ns)   --->   "%sext_ln1171_1177 = sext i12 %trunc_ln717_490"   --->   Operation 4671 'sext' 'sext_ln1171_1177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4672 [1/1] (0.00ns)   --->   "%sext_ln717_119 = sext i13 %trunc_ln717_491"   --->   Operation 4672 'sext' 'sext_ln717_119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4673 [1/1] (0.00ns)   --->   "%sext_ln717_120 = sext i13 %trunc_ln717_492"   --->   Operation 4673 'sext' 'sext_ln717_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4674 [1/1] (0.00ns)   --->   "%sext_ln38_67 = sext i7 %trunc_ln717_493" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4674 'sext' 'sext_ln38_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4675 [1/1] (0.00ns)   --->   "%sext_ln717_121 = sext i10 %trunc_ln717_494"   --->   Operation 4675 'sext' 'sext_ln717_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4676 [1/1] (0.00ns)   --->   "%sext_ln1171_1178 = sext i10 %trunc_ln717_494"   --->   Operation 4676 'sext' 'sext_ln1171_1178' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4677 [1/1] (0.00ns)   --->   "%sext_ln1171_1179 = sext i11 %trunc_ln717_495"   --->   Operation 4677 'sext' 'sext_ln1171_1179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4678 [1/1] (0.00ns)   --->   "%sext_ln1171_1180 = sext i11 %trunc_ln717_496"   --->   Operation 4678 'sext' 'sext_ln1171_1180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4679 [1/1] (0.00ns)   --->   "%sext_ln38_68 = sext i9 %trunc_ln717_497" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4679 'sext' 'sext_ln38_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4680 [1/1] (0.00ns)   --->   "%sext_ln1171_427 = sext i8 %trunc_ln38_82"   --->   Operation 4680 'sext' 'sext_ln1171_427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4681 [1/1] (0.00ns)   --->   "%shl_ln1171_206 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_82, i2 0"   --->   Operation 4681 'bitconcatenate' 'shl_ln1171_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4682 [1/1] (0.00ns)   --->   "%sext_ln1171_428 = sext i10 %shl_ln1171_206"   --->   Operation 4682 'sext' 'sext_ln1171_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4683 [1/1] (1.41ns)   --->   "%sub_ln1171_277 = sub i11 %sext_ln1171_428, i11 %sext_ln1171_427"   --->   Operation 4683 'sub' 'sub_ln1171_277' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4684 [1/1] (0.00ns)   --->   "%trunc_ln717_498 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_277, i32 2, i32 10"   --->   Operation 4684 'partselect' 'trunc_ln717_498' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4685 [1/1] (0.00ns)   --->   "%sext_ln1171_1181 = sext i9 %trunc_ln717_498"   --->   Operation 4685 'sext' 'sext_ln1171_1181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4686 [1/1] (0.00ns)   --->   "%sext_ln1171_1182 = sext i11 %trunc_ln717_499"   --->   Operation 4686 'sext' 'sext_ln1171_1182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4687 [1/1] (0.00ns)   --->   "%sext_ln1171_1183 = sext i11 %trunc_ln717_500"   --->   Operation 4687 'sext' 'sext_ln1171_1183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4688 [1/1] (0.00ns)   --->   "%sext_ln1171_1184 = sext i10 %trunc_ln717_501"   --->   Operation 4688 'sext' 'sext_ln1171_1184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4689 [1/1] (0.00ns)   --->   "%sext_ln1171_1185 = sext i11 %trunc_ln717_502"   --->   Operation 4689 'sext' 'sext_ln1171_1185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4690 [1/1] (0.00ns)   --->   "%sext_ln38_69 = sext i8 %trunc_ln717_503" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4690 'sext' 'sext_ln38_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4691 [1/1] (0.00ns)   --->   "%sext_ln1171_1186 = sext i9 %trunc_ln717_504"   --->   Operation 4691 'sext' 'sext_ln1171_1186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4692 [1/1] (0.00ns)   --->   "%sext_ln1171_1187 = sext i7 %trunc_ln717_505"   --->   Operation 4692 'sext' 'sext_ln1171_1187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4693 [1/1] (0.00ns)   --->   "%sext_ln717_122 = sext i11 %trunc_ln717_506"   --->   Operation 4693 'sext' 'sext_ln717_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4694 [1/1] (0.00ns)   --->   "%sext_ln717_123 = sext i9 %trunc_ln717_508"   --->   Operation 4694 'sext' 'sext_ln717_123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4695 [1/1] (0.00ns)   --->   "%sext_ln42_33 = sext i10 %trunc_ln717_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4695 'sext' 'sext_ln42_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4696 [1/1] (0.00ns)   --->   "%sext_ln717_124 = sext i7 %trunc_ln717_511"   --->   Operation 4696 'sext' 'sext_ln717_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4697 [1/1] (0.00ns)   --->   "%sext_ln717_125 = sext i8 %trunc_ln717_514"   --->   Operation 4697 'sext' 'sext_ln717_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4698 [1/1] (0.00ns)   --->   "%sext_ln717_126 = sext i8 %trunc_ln717_514"   --->   Operation 4698 'sext' 'sext_ln717_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4699 [1/1] (0.00ns)   --->   "%sext_ln717_127 = sext i8 %trunc_ln717_516"   --->   Operation 4699 'sext' 'sext_ln717_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4700 [1/1] (0.00ns)   --->   "%sext_ln717_128 = sext i7 %trunc_ln717_518"   --->   Operation 4700 'sext' 'sext_ln717_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4701 [1/1] (0.00ns)   --->   "%sext_ln717_129 = sext i7 %trunc_ln717_518"   --->   Operation 4701 'sext' 'sext_ln717_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4702 [1/1] (0.00ns)   --->   "%sext_ln38_70 = sext i9 %trunc_ln717_520" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4702 'sext' 'sext_ln38_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4703 [1/1] (0.00ns)   --->   "%sext_ln1171_1188 = sext i12 %trunc_ln717_522"   --->   Operation 4703 'sext' 'sext_ln1171_1188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4704 [1/1] (0.00ns)   --->   "%sext_ln1171_1189 = sext i12 %trunc_ln717_523"   --->   Operation 4704 'sext' 'sext_ln1171_1189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4705 [1/1] (0.00ns)   --->   "%sext_ln42_34 = sext i10 %trunc_ln717_524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4705 'sext' 'sext_ln42_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4706 [1/1] (0.00ns)   --->   "%sext_ln1171_1190 = sext i10 %trunc_ln717_526"   --->   Operation 4706 'sext' 'sext_ln1171_1190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4707 [1/1] (0.00ns)   --->   "%shl_ln1171_220 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %tmp_52, i4 0"   --->   Operation 4707 'bitconcatenate' 'shl_ln1171_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4708 [1/1] (0.00ns)   --->   "%sext_ln1171_450 = sext i12 %shl_ln1171_220"   --->   Operation 4708 'sext' 'sext_ln1171_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4709 [1/1] (0.00ns)   --->   "%shl_ln1171_221 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_52, i2 0"   --->   Operation 4709 'bitconcatenate' 'shl_ln1171_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4710 [1/1] (0.00ns)   --->   "%sext_ln1171_451 = sext i10 %shl_ln1171_221"   --->   Operation 4710 'sext' 'sext_ln1171_451' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4711 [1/1] (1.54ns)   --->   "%sub_ln1171_295 = sub i13 %sext_ln1171_451, i13 %sext_ln1171_450"   --->   Operation 4711 'sub' 'sub_ln1171_295' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4712 [1/1] (0.00ns)   --->   "%trunc_ln717_527 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_295, i32 2, i32 12"   --->   Operation 4712 'partselect' 'trunc_ln717_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4713 [1/1] (0.00ns)   --->   "%sext_ln38_71 = sext i8 %trunc_ln717_528" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4713 'sext' 'sext_ln38_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4714 [1/1] (0.00ns)   --->   "%sext_ln38_73 = sext i10 %shl_ln1171_221" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4714 'sext' 'sext_ln38_73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4715 [1/1] (0.00ns)   --->   "%sext_ln1171_1192 = sext i11 %trunc_ln717_529"   --->   Operation 4715 'sext' 'sext_ln1171_1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4716 [1/1] (0.00ns)   --->   "%sext_ln1171_1193 = sext i10 %trunc_ln717_530"   --->   Operation 4716 'sext' 'sext_ln1171_1193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4717 [1/1] (0.00ns)   --->   "%sext_ln1171_1194 = sext i9 %trunc_ln717_531"   --->   Operation 4717 'sext' 'sext_ln1171_1194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4718 [1/1] (0.00ns)   --->   "%sext_ln1171_1196 = sext i8 %trunc_ln717_535"   --->   Operation 4718 'sext' 'sext_ln1171_1196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4719 [1/1] (0.00ns)   --->   "%sext_ln38_74 = sext i7 %trunc_ln717_536" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4719 'sext' 'sext_ln38_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4720 [1/1] (0.00ns)   --->   "%sext_ln1171_1197 = sext i9 %trunc_ln717_537"   --->   Operation 4720 'sext' 'sext_ln1171_1197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4721 [1/1] (0.00ns)   --->   "%sext_ln1171_1198 = sext i11 %trunc_ln717_538"   --->   Operation 4721 'sext' 'sext_ln1171_1198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4722 [1/1] (0.00ns)   --->   "%sext_ln1171_1199 = sext i10 %trunc_ln717_539"   --->   Operation 4722 'sext' 'sext_ln1171_1199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4723 [1/1] (0.00ns)   --->   "%shl_ln1171_229 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1085, i1 0"   --->   Operation 4723 'bitconcatenate' 'shl_ln1171_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4724 [1/1] (0.00ns)   --->   "%sext_ln1171_464 = sext i9 %shl_ln1171_229"   --->   Operation 4724 'sext' 'sext_ln1171_464' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4725 [1/1] (1.36ns)   --->   "%sub_ln1171_306 = sub i10 0, i10 %sext_ln1171_464"   --->   Operation 4725 'sub' 'sub_ln1171_306' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4726 [1/1] (0.00ns)   --->   "%trunc_ln717_540 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_306, i32 2, i32 9"   --->   Operation 4726 'partselect' 'trunc_ln717_540' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4727 [1/1] (0.00ns)   --->   "%sext_ln42_35 = sext i8 %trunc_ln717_540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4727 'sext' 'sext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4728 [1/1] (0.00ns)   --->   "%sext_ln1171_1200 = sext i7 %trunc_ln717_541"   --->   Operation 4728 'sext' 'sext_ln1171_1200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4729 [1/1] (0.00ns)   --->   "%sext_ln38_75 = sext i8 %trunc_ln717_542" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4729 'sext' 'sext_ln38_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4730 [1/1] (0.00ns)   --->   "%sext_ln1171_1201 = sext i11 %trunc_ln717_544"   --->   Operation 4730 'sext' 'sext_ln1171_1201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4731 [1/1] (0.00ns)   --->   "%shl_ln1171_231 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_88, i4 0"   --->   Operation 4731 'bitconcatenate' 'shl_ln1171_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4732 [1/1] (0.00ns)   --->   "%sext_ln1171_466 = sext i12 %shl_ln1171_231"   --->   Operation 4732 'sext' 'sext_ln1171_466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4733 [1/1] (0.00ns)   --->   "%shl_ln1171_232 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_88, i2 0"   --->   Operation 4733 'bitconcatenate' 'shl_ln1171_232' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4734 [1/1] (0.00ns)   --->   "%sext_ln1171_467 = sext i10 %shl_ln1171_232"   --->   Operation 4734 'sext' 'sext_ln1171_467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4735 [1/1] (1.54ns)   --->   "%sub_ln1171_309 = sub i13 %sext_ln1171_466, i13 %sext_ln1171_467"   --->   Operation 4735 'sub' 'sub_ln1171_309' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4736 [1/1] (0.00ns)   --->   "%trunc_ln717_545 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_309, i32 2, i32 12"   --->   Operation 4736 'partselect' 'trunc_ln717_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4737 [1/1] (0.00ns)   --->   "%sext_ln38_76 = sext i8 %trunc_ln717_548" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4737 'sext' 'sext_ln38_76' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4738 [1/1] (0.00ns)   --->   "%sext_ln1171_1202 = sext i10 %trunc_ln717_549"   --->   Operation 4738 'sext' 'sext_ln1171_1202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4739 [1/1] (0.00ns)   --->   "%sext_ln1171_1203 = sext i11 %trunc_ln717_550"   --->   Operation 4739 'sext' 'sext_ln1171_1203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4740 [1/1] (0.00ns)   --->   "%sext_ln1171_1204 = sext i9 %trunc_ln717_551"   --->   Operation 4740 'sext' 'sext_ln1171_1204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4741 [1/1] (0.00ns)   --->   "%sext_ln38_77 = sext i12 %trunc_ln717_552" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4741 'sext' 'sext_ln38_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4742 [1/1] (0.00ns)   --->   "%sext_ln1171_1205 = sext i9 %trunc_ln717_553"   --->   Operation 4742 'sext' 'sext_ln1171_1205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4743 [1/1] (0.00ns)   --->   "%sext_ln1171_1206 = sext i11 %trunc_ln717_554"   --->   Operation 4743 'sext' 'sext_ln1171_1206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4744 [1/1] (0.00ns)   --->   "%sext_ln1171_1207 = sext i9 %trunc_ln717_555"   --->   Operation 4744 'sext' 'sext_ln1171_1207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4745 [1/1] (0.00ns)   --->   "%sext_ln1171_1208 = sext i11 %trunc_ln717_556"   --->   Operation 4745 'sext' 'sext_ln1171_1208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4746 [1/1] (0.00ns)   --->   "%sext_ln38_78 = sext i9 %trunc_ln717_557" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4746 'sext' 'sext_ln38_78' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4747 [1/1] (0.00ns)   --->   "%sext_ln1171_1209 = sext i11 %trunc_ln717_558"   --->   Operation 4747 'sext' 'sext_ln1171_1209' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4748 [1/1] (0.00ns)   --->   "%sext_ln717_135 = sext i9 %trunc_ln717_559"   --->   Operation 4748 'sext' 'sext_ln717_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4749 [1/1] (0.00ns)   --->   "%shl_ln1171_241 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_91, i5 0"   --->   Operation 4749 'bitconcatenate' 'shl_ln1171_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4750 [1/1] (0.00ns)   --->   "%sext_ln1171_484 = sext i13 %shl_ln1171_241"   --->   Operation 4750 'sext' 'sext_ln1171_484' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_322 = sub i14 0, i14 %sext_ln1171_484"   --->   Operation 4751 'sub' 'sub_ln1171_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4752 [1/1] (0.00ns)   --->   "%shl_ln1171_242 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_91, i1 0"   --->   Operation 4752 'bitconcatenate' 'shl_ln1171_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4753 [1/1] (0.00ns)   --->   "%sext_ln1171_485 = sext i9 %shl_ln1171_242"   --->   Operation 4753 'sext' 'sext_ln1171_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4754 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%sub_ln1171_323 = sub i14 %sub_ln1171_322, i14 %sext_ln1171_485"   --->   Operation 4754 'sub' 'sub_ln1171_323' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4755 [1/1] (0.00ns)   --->   "%trunc_ln717_562 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_323, i32 2, i32 13"   --->   Operation 4755 'partselect' 'trunc_ln717_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4756 [1/1] (0.00ns)   --->   "%sext_ln1171_1211 = sext i10 %trunc_ln717_565"   --->   Operation 4756 'sext' 'sext_ln1171_1211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4757 [1/1] (0.00ns)   --->   "%sext_ln1171_1212 = sext i11 %trunc_ln717_566"   --->   Operation 4757 'sext' 'sext_ln1171_1212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4758 [1/1] (0.00ns)   --->   "%sext_ln1171_1213 = sext i11 %trunc_ln717_567"   --->   Operation 4758 'sext' 'sext_ln1171_1213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4759 [1/1] (0.00ns)   --->   "%sext_ln1171_1215 = sext i11 %trunc_ln717_569"   --->   Operation 4759 'sext' 'sext_ln1171_1215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4760 [1/1] (0.00ns)   --->   "%sext_ln38_81 = sext i9 %trunc_ln717_570" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4760 'sext' 'sext_ln38_81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4761 [1/1] (0.00ns)   --->   "%sext_ln38_82 = sext i7 %trunc_ln717_573" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4761 'sext' 'sext_ln38_82' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4762 [1/1] (0.00ns)   --->   "%sext_ln717_138 = sext i9 %trunc_ln717_574"   --->   Operation 4762 'sext' 'sext_ln717_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4763 [1/1] (0.00ns)   --->   "%sext_ln38_84 = sext i7 %trunc_ln717_576" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4763 'sext' 'sext_ln38_84' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4764 [1/1] (0.00ns)   --->   "%sext_ln717_140 = sext i9 %trunc_ln717_578"   --->   Operation 4764 'sext' 'sext_ln717_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4765 [1/1] (0.00ns)   --->   "%sext_ln717_141 = sext i9 %trunc_ln717_578"   --->   Operation 4765 'sext' 'sext_ln717_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4766 [1/1] (0.00ns)   --->   "%sext_ln38_86 = sext i8 %trunc_ln717_580" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4766 'sext' 'sext_ln38_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4767 [1/1] (0.00ns)   --->   "%sext_ln717_142 = sext i10 %trunc_ln717_581"   --->   Operation 4767 'sext' 'sext_ln717_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4768 [1/1] (0.00ns)   --->   "%sext_ln42_36 = sext i10 %trunc_ln717_583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4768 'sext' 'sext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4769 [1/1] (0.00ns)   --->   "%sext_ln1171_1217 = sext i10 %trunc_ln717_584"   --->   Operation 4769 'sext' 'sext_ln1171_1217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4770 [1/1] (0.00ns)   --->   "%sext_ln1171_1219 = sext i10 %trunc_ln717_586"   --->   Operation 4770 'sext' 'sext_ln1171_1219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4771 [1/1] (0.00ns)   --->   "%sext_ln38_87 = sext i8 %trunc_ln717_587" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4771 'sext' 'sext_ln38_87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4772 [1/1] (0.00ns)   --->   "%sext_ln717_143 = sext i11 %trunc_ln717_589"   --->   Operation 4772 'sext' 'sext_ln717_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4773 [1/1] (0.00ns)   --->   "%sext_ln1171_1221 = sext i7 %trunc_ln717_591"   --->   Operation 4773 'sext' 'sext_ln1171_1221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4774 [1/1] (0.00ns)   --->   "%sext_ln1171_1223 = sext i10 %trunc_ln717_594"   --->   Operation 4774 'sext' 'sext_ln1171_1223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4775 [1/1] (0.00ns)   --->   "%sext_ln717_144 = sext i9 %trunc_ln717_596"   --->   Operation 4775 'sext' 'sext_ln717_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4776 [1/1] (0.00ns)   --->   "%sext_ln717_145 = sext i12 %trunc_ln717_599"   --->   Operation 4776 'sext' 'sext_ln717_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4777 [1/1] (0.00ns)   --->   "%sext_ln717_146 = sext i8 %trunc_ln717_602"   --->   Operation 4777 'sext' 'sext_ln717_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4778 [1/1] (0.00ns)   --->   "%sext_ln717_147 = sext i8 %trunc_ln717_604"   --->   Operation 4778 'sext' 'sext_ln717_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4779 [1/1] (0.00ns)   --->   "%sext_ln717_148 = sext i8 %trunc_ln717_604"   --->   Operation 4779 'sext' 'sext_ln717_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4780 [1/1] (0.00ns)   --->   "%sext_ln1171_1228 = sext i11 %trunc_ln717_608"   --->   Operation 4780 'sext' 'sext_ln1171_1228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4781 [1/1] (0.00ns)   --->   "%sext_ln1171_1229 = sext i10 %trunc_ln717_609"   --->   Operation 4781 'sext' 'sext_ln1171_1229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4782 [1/1] (0.00ns)   --->   "%sext_ln1171_1230 = sext i9 %trunc_ln717_614"   --->   Operation 4782 'sext' 'sext_ln1171_1230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4783 [1/1] (0.00ns)   --->   "%sext_ln717_157 = sext i11 %trunc_ln717_615"   --->   Operation 4783 'sext' 'sext_ln717_157' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4784 [1/1] (0.00ns)   --->   "%sext_ln717_158 = sext i10 %trunc_ln717_616"   --->   Operation 4784 'sext' 'sext_ln717_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4785 [1/1] (0.00ns)   --->   "%sext_ln717_159 = sext i10 %trunc_ln717_620"   --->   Operation 4785 'sext' 'sext_ln717_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4786 [1/1] (0.00ns)   --->   "%sext_ln1171_1235 = sext i11 %trunc_ln717_625"   --->   Operation 4786 'sext' 'sext_ln1171_1235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4787 [1/1] (0.00ns)   --->   "%sext_ln38_91 = sext i7 %trunc_ln717_626" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4787 'sext' 'sext_ln38_91' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4788 [1/1] (0.00ns)   --->   "%sext_ln1171_1237 = sext i10 %shl_ln1171_272"   --->   Operation 4788 'sext' 'sext_ln1171_1237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4789 [1/1] (0.00ns)   --->   "%sext_ln38_92 = sext i11 %trunc_ln717_629" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4789 'sext' 'sext_ln38_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4790 [1/1] (0.00ns)   --->   "%sext_ln1171_1239 = sext i9 %trunc_ln717_631"   --->   Operation 4790 'sext' 'sext_ln1171_1239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4791 [1/1] (0.00ns)   --->   "%sext_ln717_163 = sext i9 %trunc_ln717_637"   --->   Operation 4791 'sext' 'sext_ln717_163' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4792 [1/1] (0.00ns)   --->   "%sext_ln1171_1241 = sext i9 %trunc_ln717_639"   --->   Operation 4792 'sext' 'sext_ln1171_1241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4793 [1/1] (0.00ns)   --->   "%shl_ln717_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_104, i1 0"   --->   Operation 4793 'bitconcatenate' 'shl_ln717_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4794 [1/1] (0.00ns)   --->   "%sext_ln1171_1242 = sext i9 %shl_ln717_5"   --->   Operation 4794 'sext' 'sext_ln1171_1242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4795 [1/1] (0.00ns)   --->   "%sext_ln1171_1243 = sext i9 %shl_ln717_5"   --->   Operation 4795 'sext' 'sext_ln1171_1243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4796 [1/1] (0.00ns)   --->   "%shl_ln1171_278 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln38_104, i4 0"   --->   Operation 4796 'bitconcatenate' 'shl_ln1171_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4797 [1/1] (0.00ns)   --->   "%sext_ln1171_545 = sext i12 %shl_ln1171_278"   --->   Operation 4797 'sext' 'sext_ln1171_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_368 = sub i13 0, i13 %sext_ln1171_545"   --->   Operation 4798 'sub' 'sub_ln1171_368' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4799 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%sub_ln1171_369 = sub i13 %sub_ln1171_368, i13 %sext_ln1171_1243"   --->   Operation 4799 'sub' 'sub_ln1171_369' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4800 [1/1] (0.00ns)   --->   "%trunc_ln717_642 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %sub_ln1171_369, i32 2, i32 12"   --->   Operation 4800 'partselect' 'trunc_ln717_642' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4801 [1/1] (0.00ns)   --->   "%sext_ln1171_1244 = sext i8 %trunc_ln717_643"   --->   Operation 4801 'sext' 'sext_ln1171_1244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4802 [1/1] (0.00ns)   --->   "%sext_ln1171_1246 = sext i10 %trunc_ln717_645"   --->   Operation 4802 'sext' 'sext_ln1171_1246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4803 [1/1] (0.00ns)   --->   "%sext_ln1171_1247 = sext i12 %trunc_ln717_646"   --->   Operation 4803 'sext' 'sext_ln1171_1247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4804 [1/1] (0.00ns)   --->   "%sext_ln717_166 = sext i11 %trunc_ln717_647"   --->   Operation 4804 'sext' 'sext_ln717_166' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4805 [1/1] (0.00ns)   --->   "%sext_ln1171_1248 = sext i10 %trunc_ln717_650"   --->   Operation 4805 'sext' 'sext_ln1171_1248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4806 [1/1] (0.00ns)   --->   "%sext_ln38_95 = sext i10 %trunc_ln717_651" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4806 'sext' 'sext_ln38_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4807 [1/1] (0.00ns)   --->   "%sext_ln1171_1250 = sext i9 %trunc_ln717_653"   --->   Operation 4807 'sext' 'sext_ln1171_1250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4808 [1/1] (0.00ns)   --->   "%sext_ln1171_1251 = sext i9 %trunc_ln717_653"   --->   Operation 4808 'sext' 'sext_ln1171_1251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4809 [1/1] (0.00ns)   --->   "%sext_ln717_168 = sext i11 %trunc_ln717_654"   --->   Operation 4809 'sext' 'sext_ln717_168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4810 [1/1] (0.00ns)   --->   "%sext_ln1171_1252 = sext i10 %trunc_ln717_656"   --->   Operation 4810 'sext' 'sext_ln1171_1252' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4811 [1/1] (0.00ns)   --->   "%sext_ln717_169 = sext i9 %trunc_ln717_657"   --->   Operation 4811 'sext' 'sext_ln717_169' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4812 [1/1] (0.00ns)   --->   "%sext_ln1171_1253 = sext i9 %trunc_ln717_659"   --->   Operation 4812 'sext' 'sext_ln1171_1253' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4813 [1/1] (0.00ns)   --->   "%sext_ln1171_1254 = sext i9 %trunc_ln717_659"   --->   Operation 4813 'sext' 'sext_ln1171_1254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4814 [1/1] (0.00ns)   --->   "%sext_ln717_170 = sext i7 %trunc_ln717_661"   --->   Operation 4814 'sext' 'sext_ln717_170' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4815 [1/1] (0.00ns)   --->   "%sext_ln42_40 = sext i9 %trunc_ln717_663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4815 'sext' 'sext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4816 [1/1] (0.00ns)   --->   "%sext_ln42_41 = sext i9 %trunc_ln717_663" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4816 'sext' 'sext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4817 [1/1] (0.00ns)   --->   "%sext_ln1171_1255 = sext i11 %trunc_ln717_665"   --->   Operation 4817 'sext' 'sext_ln1171_1255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4818 [1/1] (0.00ns)   --->   "%sext_ln1171_1257 = sext i10 %trunc_ln717_667"   --->   Operation 4818 'sext' 'sext_ln1171_1257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4819 [1/1] (0.00ns)   --->   "%sext_ln1171_1258 = sext i11 %trunc_ln717_668"   --->   Operation 4819 'sext' 'sext_ln1171_1258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4820 [1/1] (0.00ns)   --->   "%sext_ln1171_1259 = sext i12 %trunc_ln717_669"   --->   Operation 4820 'sext' 'sext_ln1171_1259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4821 [1/1] (0.00ns)   --->   "%sext_ln38_98 = sext i9 %trunc_ln717_670" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4821 'sext' 'sext_ln38_98' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4822 [1/1] (0.00ns)   --->   "%sext_ln1171_1261 = sext i7 %trunc_ln717_673"   --->   Operation 4822 'sext' 'sext_ln1171_1261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4823 [1/1] (0.00ns)   --->   "%sext_ln38_99 = sext i9 %trunc_ln717_674" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4823 'sext' 'sext_ln38_99' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4824 [1/1] (0.00ns)   --->   "%sext_ln38_100 = sext i9 %trunc_ln717_674" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4824 'sext' 'sext_ln38_100' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4825 [1/1] (0.00ns)   --->   "%sext_ln717_173 = sext i9 %trunc_ln717_675"   --->   Operation 4825 'sext' 'sext_ln717_173' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4826 [1/1] (0.00ns)   --->   "%sext_ln1171_1262 = sext i9 %trunc_ln717_677"   --->   Operation 4826 'sext' 'sext_ln1171_1262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4827 [1/1] (0.00ns)   --->   "%sext_ln1171_1264 = sext i8 %trunc_ln717_680"   --->   Operation 4827 'sext' 'sext_ln1171_1264' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4828 [1/1] (0.00ns)   --->   "%sext_ln1171_1265 = sext i8 %trunc_ln717_680"   --->   Operation 4828 'sext' 'sext_ln1171_1265' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4829 [1/1] (0.00ns)   --->   "%sext_ln717_174 = sext i10 %trunc_ln717_681"   --->   Operation 4829 'sext' 'sext_ln717_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4830 [1/1] (0.00ns)   --->   "%sext_ln1171_1268 = sext i7 %trunc_ln717_685"   --->   Operation 4830 'sext' 'sext_ln1171_1268' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4831 [1/1] (0.00ns)   --->   "%sext_ln1171_1269 = sext i7 %trunc_ln717_685"   --->   Operation 4831 'sext' 'sext_ln1171_1269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4832 [1/1] (0.00ns)   --->   "%sext_ln38_102 = sext i10 %trunc_ln717_686" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4832 'sext' 'sext_ln38_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4833 [1/1] (0.00ns)   --->   "%sext_ln1171_1270 = sext i9 %trunc_ln717_687"   --->   Operation 4833 'sext' 'sext_ln1171_1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4834 [1/1] (0.00ns)   --->   "%sext_ln1171_1272 = sext i9 %trunc_ln717_689"   --->   Operation 4834 'sext' 'sext_ln1171_1272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4835 [1/1] (0.00ns)   --->   "%sext_ln717_176 = sext i10 %trunc_ln717_692"   --->   Operation 4835 'sext' 'sext_ln717_176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4836 [1/1] (0.00ns)   --->   "%sext_ln1171_1274 = sext i11 %trunc_ln717_698"   --->   Operation 4836 'sext' 'sext_ln1171_1274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4837 [1/1] (0.00ns)   --->   "%sext_ln1171_1275 = sext i9 %trunc_ln717_699"   --->   Operation 4837 'sext' 'sext_ln1171_1275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4838 [1/1] (0.00ns)   --->   "%sext_ln1171_1277 = sext i9 %trunc_ln717_700"   --->   Operation 4838 'sext' 'sext_ln1171_1277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4839 [1/1] (0.00ns)   --->   "%sext_ln1171_1279 = sext i10 %trunc_ln717_703"   --->   Operation 4839 'sext' 'sext_ln1171_1279' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4840 [1/1] (0.00ns)   --->   "%sext_ln1171_1280 = sext i9 %trunc_ln717_704"   --->   Operation 4840 'sext' 'sext_ln1171_1280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4841 [1/1] (0.00ns)   --->   "%sext_ln1171_1281 = sext i11 %trunc_ln717_705"   --->   Operation 4841 'sext' 'sext_ln1171_1281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4842 [1/1] (0.00ns)   --->   "%sext_ln1171_1282 = sext i12 %trunc_ln717_706"   --->   Operation 4842 'sext' 'sext_ln1171_1282' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4843 [1/1] (0.00ns)   --->   "%sext_ln1171_1283 = sext i10 %trunc_ln717_708"   --->   Operation 4843 'sext' 'sext_ln1171_1283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4844 [1/1] (0.00ns)   --->   "%shl_ln1171_314 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_116, i1 0"   --->   Operation 4844 'bitconcatenate' 'shl_ln1171_314' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4845 [1/1] (0.00ns)   --->   "%sext_ln1171_608 = sext i9 %shl_ln1171_314"   --->   Operation 4845 'sext' 'sext_ln1171_608' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4846 [1/1] (0.00ns)   --->   "%sext_ln1171_609 = sext i9 %shl_ln1171_314"   --->   Operation 4846 'sext' 'sext_ln1171_609' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4847 [1/1] (1.36ns)   --->   "%sub_ln1171_411 = sub i10 0, i10 %sext_ln1171_609"   --->   Operation 4847 'sub' 'sub_ln1171_411' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4848 [1/1] (0.00ns)   --->   "%trunc_ln717_709 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_411, i32 2, i32 9"   --->   Operation 4848 'partselect' 'trunc_ln717_709' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4849 [1/1] (0.00ns)   --->   "%sext_ln1171_1284 = sext i8 %trunc_ln717_709"   --->   Operation 4849 'sext' 'sext_ln1171_1284' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4850 [1/1] (0.00ns)   --->   "%sext_ln1171_1285 = sext i10 %trunc_ln717_710"   --->   Operation 4850 'sext' 'sext_ln1171_1285' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4851 [1/1] (1.54ns)   --->   "%sub_ln1171_412 = sub i12 %sub_ln1171_410, i12 %sext_ln1171_608"   --->   Operation 4851 'sub' 'sub_ln1171_412' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4852 [1/1] (0.00ns)   --->   "%trunc_ln717_711 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_412, i32 2, i32 11"   --->   Operation 4852 'partselect' 'trunc_ln717_711' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4853 [1/1] (0.00ns)   --->   "%sext_ln38_106 = sext i7 %trunc_ln717_712" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4853 'sext' 'sext_ln38_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4854 [1/1] (0.00ns)   --->   "%sext_ln1171_1287 = sext i12 %trunc_ln717_713"   --->   Operation 4854 'sext' 'sext_ln1171_1287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4855 [1/1] (0.00ns)   --->   "%sext_ln1171_1288 = sext i10 %trunc_ln717_714"   --->   Operation 4855 'sext' 'sext_ln1171_1288' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4856 [1/1] (0.00ns)   --->   "%sext_ln1171_1289 = sext i12 %trunc_ln717_715"   --->   Operation 4856 'sext' 'sext_ln1171_1289' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4857 [1/1] (0.00ns)   --->   "%sext_ln717_179 = sext i11 %trunc_ln717_716"   --->   Operation 4857 'sext' 'sext_ln717_179' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4858 [1/1] (0.00ns)   --->   "%sext_ln38_107 = sext i7 %trunc_ln717_718" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4858 'sext' 'sext_ln38_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4859 [1/1] (0.00ns)   --->   "%sext_ln717_180 = sext i9 %trunc_ln717_719"   --->   Operation 4859 'sext' 'sext_ln717_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4860 [1/1] (0.00ns)   --->   "%sext_ln38_108 = sext i8 %trunc_ln717_721" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4860 'sext' 'sext_ln38_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4861 [1/1] (0.00ns)   --->   "%sext_ln1171_1290 = sext i9 %trunc_ln717_722"   --->   Operation 4861 'sext' 'sext_ln1171_1290' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4862 [1/1] (0.00ns)   --->   "%sext_ln1171_1291 = sext i10 %trunc_ln717_723"   --->   Operation 4862 'sext' 'sext_ln1171_1291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4863 [1/1] (0.00ns)   --->   "%sext_ln1171_1292 = sext i11 %trunc_ln717_724"   --->   Operation 4863 'sext' 'sext_ln1171_1292' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4864 [1/1] (0.00ns)   --->   "%sext_ln1171_1293 = sext i11 %trunc_ln717_725"   --->   Operation 4864 'sext' 'sext_ln1171_1293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4865 [1/1] (0.00ns)   --->   "%sext_ln717_181 = sext i10 %trunc_ln717_726"   --->   Operation 4865 'sext' 'sext_ln717_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4866 [1/1] (0.00ns)   --->   "%sext_ln717_182 = sext i9 %trunc_ln717_727"   --->   Operation 4866 'sext' 'sext_ln717_182' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4867 [1/1] (0.00ns)   --->   "%shl_ln1171_324 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_120, i1 0"   --->   Operation 4867 'bitconcatenate' 'shl_ln1171_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4868 [1/1] (0.00ns)   --->   "%sext_ln1171_628 = sext i9 %shl_ln1171_324"   --->   Operation 4868 'sext' 'sext_ln1171_628' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4869 [1/1] (0.00ns)   --->   "%sext_ln1171_629 = sext i9 %shl_ln1171_324"   --->   Operation 4869 'sext' 'sext_ln1171_629' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4870 [1/1] (1.36ns)   --->   "%sub_ln1171_423 = sub i10 0, i10 %sext_ln1171_629"   --->   Operation 4870 'sub' 'sub_ln1171_423' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4871 [1/1] (0.00ns)   --->   "%trunc_ln717_729 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_423, i32 2, i32 9"   --->   Operation 4871 'partselect' 'trunc_ln717_729' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4872 [1/1] (0.00ns)   --->   "%sext_ln1171_1294 = sext i8 %trunc_ln717_729"   --->   Operation 4872 'sext' 'sext_ln1171_1294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4873 [1/1] (0.00ns)   --->   "%shl_ln1171_325 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_120, i3 0"   --->   Operation 4873 'bitconcatenate' 'shl_ln1171_325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4874 [1/1] (0.00ns)   --->   "%sext_ln1171_630 = sext i11 %shl_ln1171_325"   --->   Operation 4874 'sext' 'sext_ln1171_630' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4875 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1171_424 = sub i12 0, i12 %sext_ln1171_630"   --->   Operation 4875 'sub' 'sub_ln1171_424' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4876 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%sub_ln1171_425 = sub i12 %sub_ln1171_424, i12 %sext_ln1171_628"   --->   Operation 4876 'sub' 'sub_ln1171_425' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 4877 [1/1] (0.00ns)   --->   "%trunc_ln717_730 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_425, i32 2, i32 11"   --->   Operation 4877 'partselect' 'trunc_ln717_730' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4878 [1/1] (0.00ns)   --->   "%sext_ln717_184 = sext i9 %shl_ln1171_324"   --->   Operation 4878 'sext' 'sext_ln717_184' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4879 [1/1] (0.00ns)   --->   "%sext_ln1171_1295 = sext i10 %trunc_ln717_732"   --->   Operation 4879 'sext' 'sext_ln1171_1295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4880 [1/1] (0.00ns)   --->   "%sext_ln1171_1296 = sext i11 %trunc_ln717_733"   --->   Operation 4880 'sext' 'sext_ln1171_1296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4881 [1/1] (0.00ns)   --->   "%sext_ln1171_1298 = sext i11 %trunc_ln717_735"   --->   Operation 4881 'sext' 'sext_ln1171_1298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4882 [1/1] (0.00ns)   --->   "%sext_ln1171_1299 = sext i10 %trunc_ln717_737"   --->   Operation 4882 'sext' 'sext_ln1171_1299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4883 [1/1] (0.00ns)   --->   "%sext_ln717_186 = sext i12 %trunc_ln717_741"   --->   Operation 4883 'sext' 'sext_ln717_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4884 [1/1] (0.00ns)   --->   "%sext_ln717_187 = sext i8 %trunc_ln717_744"   --->   Operation 4884 'sext' 'sext_ln717_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4885 [1/1] (0.00ns)   --->   "%sext_ln1171_1304 = sext i11 %trunc_ln717_749"   --->   Operation 4885 'sext' 'sext_ln1171_1304' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4886 [1/1] (0.00ns)   --->   "%sext_ln1171_1305 = sext i11 %trunc_ln717_750"   --->   Operation 4886 'sext' 'sext_ln1171_1305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4887 [1/1] (0.00ns)   --->   "%sext_ln1171_1306 = sext i10 %trunc_ln717_751"   --->   Operation 4887 'sext' 'sext_ln1171_1306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4888 [1/1] (0.00ns)   --->   "%sext_ln717_188 = sext i9 %trunc_ln717_754"   --->   Operation 4888 'sext' 'sext_ln717_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4889 [1/1] (0.00ns)   --->   "%sext_ln717_189 = sext i9 %trunc_ln717_754"   --->   Operation 4889 'sext' 'sext_ln717_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4890 [1/1] (0.00ns)   --->   "%sext_ln717_190 = sext i7 %trunc_ln717_756"   --->   Operation 4890 'sext' 'sext_ln717_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4891 [1/1] (0.00ns)   --->   "%sext_ln717_191 = sext i10 %trunc_ln717_759"   --->   Operation 4891 'sext' 'sext_ln717_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4892 [1/1] (0.00ns)   --->   "%sext_ln1171_1311 = sext i9 %trunc_ln717_764"   --->   Operation 4892 'sext' 'sext_ln1171_1311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4893 [1/1] (0.00ns)   --->   "%sext_ln1171_1313 = sext i11 %trunc_ln717_766"   --->   Operation 4893 'sext' 'sext_ln1171_1313' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4894 [1/1] (0.00ns)   --->   "%sext_ln38_113 = sext i8 %trunc_ln717_767" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4894 'sext' 'sext_ln38_113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4895 [1/1] (0.00ns)   --->   "%sext_ln1171_668 = sext i8 %trunc_ln38_127"   --->   Operation 4895 'sext' 'sext_ln1171_668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4896 [1/1] (0.00ns)   --->   "%sext_ln1171_669 = sext i8 %trunc_ln38_127"   --->   Operation 4896 'sext' 'sext_ln1171_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4897 [1/1] (0.00ns)   --->   "%sext_ln717_192 = sext i10 %trunc_ln717_769"   --->   Operation 4897 'sext' 'sext_ln717_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4898 [1/1] (1.30ns)   --->   "%sub_ln1171_446 = sub i9 0, i9 %sext_ln1171_668"   --->   Operation 4898 'sub' 'sub_ln1171_446' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4899 [1/1] (0.00ns)   --->   "%trunc_ln717_771 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_446, i32 2, i32 8"   --->   Operation 4899 'partselect' 'trunc_ln717_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4900 [1/1] (0.00ns)   --->   "%sext_ln1171_1315 = sext i7 %trunc_ln717_771"   --->   Operation 4900 'sext' 'sext_ln1171_1315' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4901 [1/1] (0.00ns)   --->   "%tmp_67 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_127, i2 0"   --->   Operation 4901 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4902 [1/1] (0.00ns)   --->   "%sext_ln1171_1009 = sext i10 %tmp_67"   --->   Operation 4902 'sext' 'sext_ln1171_1009' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4903 [1/1] (1.41ns)   --->   "%sub_ln1171_679 = sub i11 %sext_ln1171_669, i11 %sext_ln1171_1009"   --->   Operation 4903 'sub' 'sub_ln1171_679' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4904 [1/1] (0.00ns)   --->   "%trunc_ln717_772 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_679, i32 2, i32 10"   --->   Operation 4904 'partselect' 'trunc_ln717_772' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4905 [1/1] (0.00ns)   --->   "%sext_ln1171_674 = sext i8 %trunc_ln38_128"   --->   Operation 4905 'sext' 'sext_ln1171_674' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4906 [1/1] (0.00ns)   --->   "%shl_ln1171_347 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_128, i1 0"   --->   Operation 4906 'bitconcatenate' 'shl_ln1171_347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4907 [1/1] (0.00ns)   --->   "%sext_ln1171_675 = sext i9 %shl_ln1171_347"   --->   Operation 4907 'sext' 'sext_ln1171_675' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4908 [1/1] (1.36ns)   --->   "%sub_ln1171_447 = sub i10 0, i10 %sext_ln1171_675"   --->   Operation 4908 'sub' 'sub_ln1171_447' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4909 [1/1] (0.00ns)   --->   "%trunc_ln717_773 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_447, i32 2, i32 9"   --->   Operation 4909 'partselect' 'trunc_ln717_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4910 [1/1] (0.00ns)   --->   "%sext_ln1171_1317 = sext i11 %trunc_ln717_774"   --->   Operation 4910 'sext' 'sext_ln1171_1317' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4911 [1/1] (1.30ns)   --->   "%sub_ln1171_449 = sub i9 0, i9 %sext_ln1171_674"   --->   Operation 4911 'sub' 'sub_ln1171_449' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4912 [1/1] (0.00ns)   --->   "%trunc_ln717_775 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_449, i32 2, i32 8"   --->   Operation 4912 'partselect' 'trunc_ln717_775' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4913 [1/1] (0.00ns)   --->   "%sext_ln1171_1318 = sext i7 %trunc_ln717_775"   --->   Operation 4913 'sext' 'sext_ln1171_1318' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4914 [1/1] (0.00ns)   --->   "%sext_ln1171_1319 = sext i11 %trunc_ln717_776"   --->   Operation 4914 'sext' 'sext_ln1171_1319' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4915 [1/1] (0.00ns)   --->   "%sext_ln38_115 = sext i9 %trunc_ln717_777" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4915 'sext' 'sext_ln38_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4916 [1/1] (0.00ns)   --->   "%sext_ln1171_1320 = sext i9 %trunc_ln717_780"   --->   Operation 4916 'sext' 'sext_ln1171_1320' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4917 [1/1] (0.00ns)   --->   "%sext_ln1171_1321 = sext i11 %trunc_ln717_781"   --->   Operation 4917 'sext' 'sext_ln1171_1321' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4918 [1/1] (0.00ns)   --->   "%sext_ln38_116 = sext i7 %trunc_ln717_782" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4918 'sext' 'sext_ln38_116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4919 [1/1] (0.00ns)   --->   "%sext_ln1171_679 = sext i8 %trunc_ln38_130"   --->   Operation 4919 'sext' 'sext_ln1171_679' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4920 [1/1] (0.00ns)   --->   "%shl_ln1171_350 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_130, i2 0"   --->   Operation 4920 'bitconcatenate' 'shl_ln1171_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4921 [1/1] (0.00ns)   --->   "%sext_ln1171_680 = sext i10 %shl_ln1171_350"   --->   Operation 4921 'sext' 'sext_ln1171_680' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4922 [1/1] (1.41ns)   --->   "%sub_ln1171_452 = sub i11 %sext_ln1171_680, i11 %sext_ln1171_679"   --->   Operation 4922 'sub' 'sub_ln1171_452' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4923 [1/1] (0.00ns)   --->   "%trunc_ln717_783 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_452, i32 2, i32 10"   --->   Operation 4923 'partselect' 'trunc_ln717_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4924 [1/1] (0.00ns)   --->   "%sext_ln1171_1323 = sext i9 %shl_ln717_12"   --->   Operation 4924 'sext' 'sext_ln1171_1323' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4925 [1/1] (0.00ns)   --->   "%sext_ln1171_1324 = sext i10 %trunc_ln717_785"   --->   Operation 4925 'sext' 'sext_ln1171_1324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4926 [1/1] (1.41ns)   --->   "%sub_ln1171_454 = sub i11 0, i11 %sext_ln1171_680"   --->   Operation 4926 'sub' 'sub_ln1171_454' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4927 [1/1] (0.00ns)   --->   "%trunc_ln717_786 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_454, i32 2, i32 10"   --->   Operation 4927 'partselect' 'trunc_ln717_786' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4928 [1/1] (0.00ns)   --->   "%sext_ln1171_1325 = sext i9 %trunc_ln717_786"   --->   Operation 4928 'sext' 'sext_ln1171_1325' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4929 [1/1] (1.36ns)   --->   "%sub_ln1171_455 = sub i10 0, i10 %sext_ln1171_1323"   --->   Operation 4929 'sub' 'sub_ln1171_455' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4930 [1/1] (0.00ns)   --->   "%trunc_ln717_787 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_455, i32 2, i32 9"   --->   Operation 4930 'partselect' 'trunc_ln717_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4931 [1/1] (0.00ns)   --->   "%sext_ln38_117 = sext i8 %trunc_ln717_787" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4931 'sext' 'sext_ln38_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4932 [1/1] (0.00ns)   --->   "%sext_ln1171_1326 = sext i7 %trunc_ln717_788"   --->   Operation 4932 'sext' 'sext_ln1171_1326' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4933 [1/1] (0.00ns)   --->   "%sext_ln1171_1327 = sext i7 %trunc_ln717_788"   --->   Operation 4933 'sext' 'sext_ln1171_1327' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4934 [1/1] (0.00ns)   --->   "%sext_ln1171_1329 = sext i9 %trunc_ln717_790"   --->   Operation 4934 'sext' 'sext_ln1171_1329' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4935 [1/1] (0.00ns)   --->   "%sext_ln1171_1331 = sext i10 %trunc_ln717_793"   --->   Operation 4935 'sext' 'sext_ln1171_1331' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4936 [1/1] (0.00ns)   --->   "%sext_ln1171_1333 = sext i9 %trunc_ln717_795"   --->   Operation 4936 'sext' 'sext_ln1171_1333' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4937 [1/1] (0.00ns)   --->   "%sext_ln1171_1335 = sext i11 %trunc_ln717_798"   --->   Operation 4937 'sext' 'sext_ln1171_1335' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4938 [1/1] (0.00ns)   --->   "%shl_ln1171_357 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_133, i3 0"   --->   Operation 4938 'bitconcatenate' 'shl_ln1171_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4939 [1/1] (0.00ns)   --->   "%sext_ln1171_700 = sext i11 %shl_ln1171_357"   --->   Operation 4939 'sext' 'sext_ln1171_700' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4940 [1/1] (0.00ns)   --->   "%shl_ln1171_358 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_133, i1 0"   --->   Operation 4940 'bitconcatenate' 'shl_ln1171_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4941 [1/1] (0.00ns)   --->   "%sext_ln1171_701 = sext i9 %shl_ln1171_358"   --->   Operation 4941 'sext' 'sext_ln1171_701' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4942 [1/1] (1.48ns)   --->   "%sub_ln1171_463 = sub i12 %sext_ln1171_701, i12 %sext_ln1171_700"   --->   Operation 4942 'sub' 'sub_ln1171_463' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4943 [1/1] (0.00ns)   --->   "%trunc_ln717_799 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_463, i32 2, i32 11"   --->   Operation 4943 'partselect' 'trunc_ln717_799' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4944 [1/1] (0.00ns)   --->   "%sext_ln1171_1336 = sext i10 %trunc_ln717_799"   --->   Operation 4944 'sext' 'sext_ln1171_1336' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4945 [1/1] (1.48ns)   --->   "%sub_ln1171_464 = sub i12 0, i12 %sext_ln1171_700"   --->   Operation 4945 'sub' 'sub_ln1171_464' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4946 [1/1] (0.00ns)   --->   "%trunc_ln717_801 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_464, i32 2, i32 11"   --->   Operation 4946 'partselect' 'trunc_ln717_801' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4947 [1/1] (0.00ns)   --->   "%sext_ln38_120 = sext i7 %trunc_ln717_802" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4947 'sext' 'sext_ln38_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4948 [1/1] (0.00ns)   --->   "%sext_ln1171_703 = sext i8 %mult_V_1645"   --->   Operation 4948 'sext' 'sext_ln1171_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4949 [1/1] (0.00ns)   --->   "%sext_ln1171_1339 = sext i11 %trunc_ln717_803"   --->   Operation 4949 'sext' 'sext_ln1171_1339' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4950 [1/1] (0.00ns)   --->   "%sext_ln1171_1340 = sext i9 %trunc_ln717_804"   --->   Operation 4950 'sext' 'sext_ln1171_1340' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4951 [1/1] (0.00ns)   --->   "%shl_ln1171_361 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1645, i3 0"   --->   Operation 4951 'bitconcatenate' 'shl_ln1171_361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4952 [1/1] (0.00ns)   --->   "%sext_ln1171_707 = sext i11 %shl_ln1171_361"   --->   Operation 4952 'sext' 'sext_ln1171_707' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4953 [1/1] (1.48ns)   --->   "%add_ln1171_61 = add i12 %sext_ln1171_707, i12 %sext_ln1171_703"   --->   Operation 4953 'add' 'add_ln1171_61' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4954 [1/1] (0.00ns)   --->   "%trunc_ln717_806 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_61, i32 2, i32 11"   --->   Operation 4954 'partselect' 'trunc_ln717_806' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4955 [1/1] (0.00ns)   --->   "%sext_ln38_121 = sext i8 %trunc_ln717_807" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4955 'sext' 'sext_ln38_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4956 [1/1] (0.00ns)   --->   "%sext_ln42_44 = sext i8 %trunc_ln717_808" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4956 'sext' 'sext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4957 [1/1] (0.00ns)   --->   "%sext_ln1171_1343 = sext i9 %trunc_ln717_810"   --->   Operation 4957 'sext' 'sext_ln1171_1343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4958 [1/1] (0.00ns)   --->   "%sext_ln1171_1344 = sext i12 %trunc_ln717_811"   --->   Operation 4958 'sext' 'sext_ln1171_1344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4959 [1/1] (0.00ns)   --->   "%sext_ln38_122 = sext i10 %trunc_ln717_812" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4959 'sext' 'sext_ln38_122' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4960 [1/1] (0.00ns)   --->   "%shl_ln1171_366 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1658, i1 0"   --->   Operation 4960 'bitconcatenate' 'shl_ln1171_366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4961 [1/1] (0.00ns)   --->   "%sext_ln1171_716 = sext i9 %shl_ln1171_366"   --->   Operation 4961 'sext' 'sext_ln1171_716' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4962 [1/1] (0.00ns)   --->   "%sext_ln1171_717 = sext i9 %shl_ln1171_366"   --->   Operation 4962 'sext' 'sext_ln1171_717' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4963 [1/1] (1.36ns)   --->   "%sub_ln1171_473 = sub i10 0, i10 %sext_ln1171_717"   --->   Operation 4963 'sub' 'sub_ln1171_473' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4964 [1/1] (0.00ns)   --->   "%trunc_ln717_813 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_473, i32 2, i32 9"   --->   Operation 4964 'partselect' 'trunc_ln717_813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4965 [1/1] (0.00ns)   --->   "%sext_ln717_198 = sext i8 %trunc_ln717_813"   --->   Operation 4965 'sext' 'sext_ln717_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4966 [1/1] (0.00ns)   --->   "%shl_ln1171_367 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1658, i3 0"   --->   Operation 4966 'bitconcatenate' 'shl_ln1171_367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4967 [1/1] (0.00ns)   --->   "%sext_ln1171_718 = sext i11 %shl_ln1171_367"   --->   Operation 4967 'sext' 'sext_ln1171_718' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4968 [1/1] (1.48ns)   --->   "%sub_ln1171_474 = sub i12 %sext_ln1171_718, i12 %sext_ln1171_716"   --->   Operation 4968 'sub' 'sub_ln1171_474' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4969 [1/1] (0.00ns)   --->   "%trunc_ln717_814 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_474, i32 2, i32 11"   --->   Operation 4969 'partselect' 'trunc_ln717_814' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4970 [1/1] (0.00ns)   --->   "%sext_ln717_200 = sext i10 %trunc_ln717_814"   --->   Operation 4970 'sext' 'sext_ln717_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4971 [1/1] (0.00ns)   --->   "%sext_ln1171_719 = sext i8 %trunc_ln38_134"   --->   Operation 4971 'sext' 'sext_ln1171_719' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4972 [1/1] (0.00ns)   --->   "%sext_ln1171_1345 = sext i7 %trunc_ln717_816"   --->   Operation 4972 'sext' 'sext_ln1171_1345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4973 [1/1] (0.00ns)   --->   "%sext_ln1171_1346 = sext i7 %trunc_ln717_816"   --->   Operation 4973 'sext' 'sext_ln1171_1346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4974 [1/1] (0.00ns)   --->   "%tmp_71 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_134, i2 0"   --->   Operation 4974 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4975 [1/1] (0.00ns)   --->   "%sext_ln1171_1014 = sext i10 %tmp_71"   --->   Operation 4975 'sext' 'sext_ln1171_1014' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4976 [1/1] (1.41ns)   --->   "%sub_ln1171_684 = sub i11 %sext_ln1171_719, i11 %sext_ln1171_1014"   --->   Operation 4976 'sub' 'sub_ln1171_684' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4977 [1/1] (0.00ns)   --->   "%trunc_ln717_817 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_684, i32 2, i32 10"   --->   Operation 4977 'partselect' 'trunc_ln717_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4978 [1/1] (0.00ns)   --->   "%shl_ln1171_368 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_134, i1 0"   --->   Operation 4978 'bitconcatenate' 'shl_ln1171_368' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4979 [1/1] (0.00ns)   --->   "%sext_ln1171_721 = sext i9 %shl_ln1171_368"   --->   Operation 4979 'sext' 'sext_ln1171_721' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4980 [1/1] (1.36ns)   --->   "%sub_ln1171_476 = sub i10 0, i10 %sext_ln1171_721"   --->   Operation 4980 'sub' 'sub_ln1171_476' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 4981 [1/1] (0.00ns)   --->   "%trunc_ln717_819 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_476, i32 2, i32 9"   --->   Operation 4981 'partselect' 'trunc_ln717_819' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4982 [1/1] (0.00ns)   --->   "%sext_ln717_202 = sext i8 %trunc_ln717_819"   --->   Operation 4982 'sext' 'sext_ln717_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4983 [1/1] (0.00ns)   --->   "%sext_ln717_203 = sext i9 %trunc_ln717_823"   --->   Operation 4983 'sext' 'sext_ln717_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4984 [1/1] (0.00ns)   --->   "%sext_ln1171_1349 = sext i10 %trunc_ln717_828"   --->   Operation 4984 'sext' 'sext_ln1171_1349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4985 [1/1] (0.00ns)   --->   "%sext_ln1171_1350 = sext i9 %trunc_ln717_830"   --->   Operation 4985 'sext' 'sext_ln1171_1350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4986 [1/1] (0.00ns)   --->   "%sext_ln717_206 = sext i10 %trunc_ln717_834"   --->   Operation 4986 'sext' 'sext_ln717_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4987 [1/1] (0.00ns)   --->   "%sext_ln42_45 = sext i7 %trunc_ln717_836" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4987 'sext' 'sext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4988 [1/1] (0.00ns)   --->   "%sext_ln42_46 = sext i9 %trunc_ln717_838" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4988 'sext' 'sext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4989 [1/1] (0.00ns)   --->   "%sext_ln1171_1351 = sext i8 %trunc_ln717_839"   --->   Operation 4989 'sext' 'sext_ln1171_1351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4990 [1/1] (0.00ns)   --->   "%sext_ln1171_1352 = sext i8 %trunc_ln717_839"   --->   Operation 4990 'sext' 'sext_ln1171_1352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4991 [1/1] (0.00ns)   --->   "%sext_ln1171_1353 = sext i9 %trunc_ln717_840"   --->   Operation 4991 'sext' 'sext_ln1171_1353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4992 [1/1] (0.00ns)   --->   "%sext_ln38_125 = sext i10 %trunc_ln717_841" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4992 'sext' 'sext_ln38_125' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4993 [1/1] (0.00ns)   --->   "%sext_ln38_126 = sext i9 %shl_ln1171_376" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 4993 'sext' 'sext_ln38_126' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4994 [1/1] (0.00ns)   --->   "%sext_ln42_47 = sext i9 %trunc_ln717_842" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4994 'sext' 'sext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4995 [1/1] (0.00ns)   --->   "%sext_ln1171_1354 = sext i12 %trunc_ln717_844"   --->   Operation 4995 'sext' 'sext_ln1171_1354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4996 [1/1] (0.00ns)   --->   "%sext_ln717_207 = sext i12 %trunc_ln717_845"   --->   Operation 4996 'sext' 'sext_ln717_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4997 [1/1] (0.00ns)   --->   "%sext_ln717_208 = sext i12 %trunc_ln717_846"   --->   Operation 4997 'sext' 'sext_ln717_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4998 [1/1] (0.00ns)   --->   "%sext_ln1171_1355 = sext i12 %trunc_ln717_848"   --->   Operation 4998 'sext' 'sext_ln1171_1355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 4999 [1/1] (0.00ns)   --->   "%sext_ln42_48 = sext i9 %trunc_ln717_850" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 4999 'sext' 'sext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5000 [1/1] (0.00ns)   --->   "%sext_ln1171_1356 = sext i9 %trunc_ln717_851"   --->   Operation 5000 'sext' 'sext_ln1171_1356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5001 [1/1] (0.00ns)   --->   "%sext_ln1171_1358 = sext i12 %trunc_ln717_856"   --->   Operation 5001 'sext' 'sext_ln1171_1358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5002 [1/1] (0.00ns)   --->   "%sext_ln717_210 = sext i9 %trunc_ln717_860"   --->   Operation 5002 'sext' 'sext_ln717_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5003 [1/1] (0.00ns)   --->   "%sext_ln1171_1362 = sext i7 %trunc_ln717_862"   --->   Operation 5003 'sext' 'sext_ln1171_1362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5004 [1/1] (0.00ns)   --->   "%sext_ln38_129 = sext i9 %trunc_ln717_863" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5004 'sext' 'sext_ln38_129' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5005 [1/1] (0.00ns)   --->   "%sext_ln1171_1363 = sext i10 %trunc_ln717_864"   --->   Operation 5005 'sext' 'sext_ln1171_1363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5006 [1/1] (0.00ns)   --->   "%sext_ln1171_1366 = sext i10 %trunc_ln717_866"   --->   Operation 5006 'sext' 'sext_ln1171_1366' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5007 [1/1] (0.00ns)   --->   "%sext_ln38_130 = sext i11 %trunc_ln717_867" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5007 'sext' 'sext_ln38_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5008 [1/1] (0.00ns)   --->   "%sext_ln1171_766 = sext i8 %trunc_ln38_142"   --->   Operation 5008 'sext' 'sext_ln1171_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5009 [1/1] (0.00ns)   --->   "%sext_ln1171_1367 = sext i11 %trunc_ln717_868"   --->   Operation 5009 'sext' 'sext_ln1171_1367' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5010 [1/1] (0.00ns)   --->   "%shl_ln1171_391 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_142, i3 0"   --->   Operation 5010 'bitconcatenate' 'shl_ln1171_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5011 [1/1] (0.00ns)   --->   "%sext_ln1171_769 = sext i11 %shl_ln1171_391"   --->   Operation 5011 'sext' 'sext_ln1171_769' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5012 [1/1] (1.48ns)   --->   "%add_ln1171_68 = add i12 %sext_ln1171_769, i12 %sext_ln1171_766"   --->   Operation 5012 'add' 'add_ln1171_68' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5013 [1/1] (0.00ns)   --->   "%trunc_ln717_869 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %add_ln1171_68, i32 2, i32 11"   --->   Operation 5013 'partselect' 'trunc_ln717_869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5014 [1/1] (0.00ns)   --->   "%sext_ln1171_1369 = sext i7 %trunc_ln717_870"   --->   Operation 5014 'sext' 'sext_ln1171_1369' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5015 [1/1] (1.48ns)   --->   "%sub_ln1171_689 = sub i12 %sext_ln1171_766, i12 %sext_ln1171_769"   --->   Operation 5015 'sub' 'sub_ln1171_689' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5016 [1/1] (0.00ns)   --->   "%trunc_ln717_871 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_689, i32 2, i32 11"   --->   Operation 5016 'partselect' 'trunc_ln717_871' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5017 [1/1] (0.00ns)   --->   "%sext_ln1171_1370 = sext i10 %trunc_ln717_871"   --->   Operation 5017 'sext' 'sext_ln1171_1370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5018 [1/1] (0.00ns)   --->   "%sext_ln1171_1371 = sext i12 %trunc_ln717_872"   --->   Operation 5018 'sext' 'sext_ln1171_1371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5019 [1/1] (0.00ns)   --->   "%sext_ln717_211 = sext i9 %trunc_ln717_874"   --->   Operation 5019 'sext' 'sext_ln717_211' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5020 [1/1] (0.00ns)   --->   "%sext_ln717_212 = sext i9 %trunc_ln717_874"   --->   Operation 5020 'sext' 'sext_ln717_212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5021 [1/1] (0.00ns)   --->   "%sext_ln717_213 = sext i11 %trunc_ln717_876"   --->   Operation 5021 'sext' 'sext_ln717_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5022 [1/1] (0.00ns)   --->   "%sext_ln1171_1372 = sext i10 %trunc_ln717_878"   --->   Operation 5022 'sext' 'sext_ln1171_1372' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5023 [1/1] (0.00ns)   --->   "%sext_ln1171_1373 = sext i8 %trunc_ln717_879"   --->   Operation 5023 'sext' 'sext_ln1171_1373' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5024 [1/1] (0.00ns)   --->   "%sext_ln1171_1374 = sext i8 %trunc_ln717_879"   --->   Operation 5024 'sext' 'sext_ln1171_1374' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5025 [1/1] (0.00ns)   --->   "%sext_ln717_214 = sext i9 %trunc_ln717_880"   --->   Operation 5025 'sext' 'sext_ln717_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5026 [1/1] (0.00ns)   --->   "%sext_ln717_215 = sext i9 %trunc_ln717_880"   --->   Operation 5026 'sext' 'sext_ln717_215' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5027 [1/1] (0.00ns)   --->   "%sext_ln1171_779 = sext i8 %trunc_ln38_144"   --->   Operation 5027 'sext' 'sext_ln1171_779' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5028 [1/1] (0.00ns)   --->   "%sext_ln1171_780 = sext i8 %trunc_ln38_144"   --->   Operation 5028 'sext' 'sext_ln1171_780' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5029 [1/1] (0.00ns)   --->   "%sext_ln1171_1375 = sext i11 %trunc_ln717_882"   --->   Operation 5029 'sext' 'sext_ln1171_1375' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5030 [1/1] (0.00ns)   --->   "%sext_ln1171_1376 = sext i11 %trunc_ln717_883"   --->   Operation 5030 'sext' 'sext_ln1171_1376' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5031 [1/1] (0.00ns)   --->   "%tmp_75 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_144, i2 0"   --->   Operation 5031 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5032 [1/1] (0.00ns)   --->   "%sext_ln1171_1021 = sext i10 %tmp_75"   --->   Operation 5032 'sext' 'sext_ln1171_1021' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5033 [1/1] (1.41ns)   --->   "%sub_ln1171_691 = sub i11 %sext_ln1171_780, i11 %sext_ln1171_1021"   --->   Operation 5033 'sub' 'sub_ln1171_691' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5034 [1/1] (0.00ns)   --->   "%trunc_ln717_884 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_691, i32 2, i32 10"   --->   Operation 5034 'partselect' 'trunc_ln717_884' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5035 [1/1] (0.00ns)   --->   "%sext_ln1171_1377 = sext i9 %trunc_ln717_884"   --->   Operation 5035 'sext' 'sext_ln1171_1377' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5036 [1/1] (1.30ns)   --->   "%sub_ln1171_509 = sub i9 0, i9 %sext_ln1171_779"   --->   Operation 5036 'sub' 'sub_ln1171_509' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5037 [1/1] (0.00ns)   --->   "%trunc_ln717_885 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %sub_ln1171_509, i32 2, i32 8"   --->   Operation 5037 'partselect' 'trunc_ln717_885' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5038 [1/1] (0.00ns)   --->   "%sext_ln717_216 = sext i7 %trunc_ln717_885"   --->   Operation 5038 'sext' 'sext_ln717_216' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5039 [1/1] (0.00ns)   --->   "%shl_ln717_14 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_144, i1 0"   --->   Operation 5039 'bitconcatenate' 'shl_ln717_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5040 [1/1] (0.00ns)   --->   "%sext_ln38_132 = sext i9 %shl_ln717_14" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5040 'sext' 'sext_ln38_132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5041 [1/1] (0.00ns)   --->   "%sext_ln717_218 = sext i10 %trunc_ln717_887"   --->   Operation 5041 'sext' 'sext_ln717_218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5042 [1/1] (0.00ns)   --->   "%sext_ln1171_1379 = sext i12 %trunc_ln717_890"   --->   Operation 5042 'sext' 'sext_ln1171_1379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5043 [1/1] (0.00ns)   --->   "%sext_ln717_219 = sext i11 %trunc_ln717_891"   --->   Operation 5043 'sext' 'sext_ln717_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5044 [1/1] (0.00ns)   --->   "%sext_ln1171_1380 = sext i11 %trunc_ln717_893"   --->   Operation 5044 'sext' 'sext_ln1171_1380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5045 [1/1] (0.00ns)   --->   "%sext_ln38_133 = sext i9 %trunc_ln717_894" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5045 'sext' 'sext_ln38_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5046 [1/1] (0.00ns)   --->   "%sext_ln717_223 = sext i7 %trunc_ln717_896"   --->   Operation 5046 'sext' 'sext_ln717_223' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5047 [1/1] (0.00ns)   --->   "%sext_ln1171_1381 = sext i7 %trunc_ln717_896"   --->   Operation 5047 'sext' 'sext_ln1171_1381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5048 [1/1] (0.00ns)   --->   "%sext_ln717_224 = sext i13 %trunc_ln717_900"   --->   Operation 5048 'sext' 'sext_ln717_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5049 [1/1] (0.00ns)   --->   "%sext_ln717_225 = sext i13 %trunc_ln717_901"   --->   Operation 5049 'sext' 'sext_ln717_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5050 [1/1] (0.00ns)   --->   "%sext_ln1171_1384 = sext i10 %trunc_ln717_903"   --->   Operation 5050 'sext' 'sext_ln1171_1384' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5051 [1/1] (0.00ns)   --->   "%sext_ln717_226 = sext i9 %trunc_ln717_904"   --->   Operation 5051 'sext' 'sext_ln717_226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5052 [1/1] (0.00ns)   --->   "%sext_ln42_49 = sext i9 %trunc_ln717_906" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5052 'sext' 'sext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5053 [1/1] (0.00ns)   --->   "%sext_ln1171_1385 = sext i11 %trunc_ln717_907"   --->   Operation 5053 'sext' 'sext_ln1171_1385' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5054 [1/1] (0.00ns)   --->   "%sext_ln717_227 = sext i8 %trunc_ln717_908"   --->   Operation 5054 'sext' 'sext_ln717_227' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5055 [1/1] (0.00ns)   --->   "%sext_ln717_228 = sext i8 %trunc_ln717_908"   --->   Operation 5055 'sext' 'sext_ln717_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5056 [1/1] (0.00ns)   --->   "%sext_ln38_135 = sext i11 %trunc_ln717_910" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5056 'sext' 'sext_ln38_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5057 [1/1] (0.00ns)   --->   "%sext_ln1171_1386 = sext i11 %trunc_ln717_911"   --->   Operation 5057 'sext' 'sext_ln1171_1386' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5058 [1/1] (0.00ns)   --->   "%sext_ln717_229 = sext i9 %trunc_ln717_912"   --->   Operation 5058 'sext' 'sext_ln717_229' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5059 [1/1] (0.00ns)   --->   "%sext_ln1171_1388 = sext i10 %trunc_ln717_913"   --->   Operation 5059 'sext' 'sext_ln1171_1388' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5060 [1/1] (0.00ns)   --->   "%sext_ln38_136 = sext i8 %trunc_ln717_914" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5060 'sext' 'sext_ln38_136' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5061 [1/1] (0.00ns)   --->   "%sext_ln1171_1389 = sext i10 %trunc_ln717_915"   --->   Operation 5061 'sext' 'sext_ln1171_1389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5062 [1/1] (0.00ns)   --->   "%sext_ln717_230 = sext i9 %trunc_ln717_916"   --->   Operation 5062 'sext' 'sext_ln717_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5063 [1/1] (0.00ns)   --->   "%sext_ln42_50 = sext i11 %trunc_ln717_917" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5063 'sext' 'sext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5064 [1/1] (0.00ns)   --->   "%sext_ln1171_1391 = sext i12 %trunc_ln717_918"   --->   Operation 5064 'sext' 'sext_ln1171_1391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5065 [1/1] (0.00ns)   --->   "%sext_ln1171_1392 = sext i11 %trunc_ln717_919"   --->   Operation 5065 'sext' 'sext_ln1171_1392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5066 [1/1] (0.00ns)   --->   "%sext_ln1171_1393 = sext i11 %trunc_ln717_920"   --->   Operation 5066 'sext' 'sext_ln1171_1393' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5067 [1/1] (0.00ns)   --->   "%sext_ln1171_1394 = sext i10 %trunc_ln717_921"   --->   Operation 5067 'sext' 'sext_ln1171_1394' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5068 [1/1] (0.00ns)   --->   "%sext_ln38_137 = sext i7 %trunc_ln717_922" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5068 'sext' 'sext_ln38_137' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5069 [1/1] (0.00ns)   --->   "%sext_ln1171_1395 = sext i8 %trunc_ln717_925"   --->   Operation 5069 'sext' 'sext_ln1171_1395' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5070 [1/1] (0.00ns)   --->   "%sext_ln717_233 = sext i10 %trunc_ln717_926"   --->   Operation 5070 'sext' 'sext_ln717_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5071 [1/1] (0.00ns)   --->   "%shl_ln717_16 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_150, i2 0"   --->   Operation 5071 'bitconcatenate' 'shl_ln717_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5072 [1/1] (0.00ns)   --->   "%sext_ln1171_1396 = sext i10 %shl_ln717_16"   --->   Operation 5072 'sext' 'sext_ln1171_1396' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5073 [1/1] (0.00ns)   --->   "%sext_ln38_138 = sext i7 %trunc_ln717_927" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5073 'sext' 'sext_ln38_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5074 [1/1] (0.00ns)   --->   "%sext_ln717_234 = sext i10 %trunc_ln717_928"   --->   Operation 5074 'sext' 'sext_ln717_234' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5075 [1/1] (0.00ns)   --->   "%sext_ln717_235 = sext i10 %trunc_ln717_930"   --->   Operation 5075 'sext' 'sext_ln717_235' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5076 [1/1] (0.00ns)   --->   "%sext_ln1171_1397 = sext i11 %trunc_ln717_932"   --->   Operation 5076 'sext' 'sext_ln1171_1397' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5077 [1/1] (0.00ns)   --->   "%sext_ln1171_1398 = sext i11 %trunc_ln717_933"   --->   Operation 5077 'sext' 'sext_ln1171_1398' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5078 [1/1] (0.00ns)   --->   "%sext_ln1171_1399 = sext i11 %trunc_ln717_934"   --->   Operation 5078 'sext' 'sext_ln1171_1399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5079 [1/1] (0.00ns)   --->   "%sext_ln1171_1400 = sext i10 %trunc_ln717_935"   --->   Operation 5079 'sext' 'sext_ln1171_1400' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5080 [1/1] (0.00ns)   --->   "%shl_ln1171_424 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_152, i1 0"   --->   Operation 5080 'bitconcatenate' 'shl_ln1171_424' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5081 [1/1] (0.00ns)   --->   "%sext_ln1171_827 = sext i9 %shl_ln1171_424"   --->   Operation 5081 'sext' 'sext_ln1171_827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5082 [1/1] (1.54ns)   --->   "%sub_ln1171_536 = sub i12 %sub_ln1171_535, i12 %sext_ln1171_827"   --->   Operation 5082 'sub' 'sub_ln1171_536' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5083 [1/1] (0.00ns)   --->   "%trunc_ln717_936 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_536, i32 2, i32 11"   --->   Operation 5083 'partselect' 'trunc_ln717_936' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5084 [1/1] (0.00ns)   --->   "%sext_ln1171_1401 = sext i9 %trunc_ln717_938"   --->   Operation 5084 'sext' 'sext_ln1171_1401' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5085 [1/1] (0.00ns)   --->   "%sext_ln1171_1402 = sext i9 %trunc_ln717_938"   --->   Operation 5085 'sext' 'sext_ln1171_1402' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5086 [1/1] (0.00ns)   --->   "%sext_ln1171_1403 = sext i7 %trunc_ln717_939"   --->   Operation 5086 'sext' 'sext_ln1171_1403' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5087 [1/1] (0.00ns)   --->   "%sext_ln1171_1404 = sext i10 %trunc_ln717_940"   --->   Operation 5087 'sext' 'sext_ln1171_1404' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5088 [1/1] (0.00ns)   --->   "%sext_ln1171_1405 = sext i11 %trunc_ln717_943"   --->   Operation 5088 'sext' 'sext_ln1171_1405' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5089 [1/1] (0.00ns)   --->   "%sext_ln42_51 = sext i7 %trunc_ln717_944" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5089 'sext' 'sext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5090 [1/1] (0.00ns)   --->   "%sext_ln42_52 = sext i10 %trunc_ln717_945" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5090 'sext' 'sext_ln42_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5091 [1/1] (0.00ns)   --->   "%sext_ln717_239 = sext i8 %trunc_ln717_946"   --->   Operation 5091 'sext' 'sext_ln717_239' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5092 [1/1] (0.00ns)   --->   "%sext_ln1171_1406 = sext i9 %trunc_ln717_948"   --->   Operation 5092 'sext' 'sext_ln1171_1406' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5093 [1/1] (0.00ns)   --->   "%sext_ln1171_1407 = sext i9 %trunc_ln717_948"   --->   Operation 5093 'sext' 'sext_ln1171_1407' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5094 [1/1] (0.00ns)   --->   "%sext_ln717_240 = sext i9 %trunc_ln717_949"   --->   Operation 5094 'sext' 'sext_ln717_240' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5095 [1/1] (0.00ns)   --->   "%sext_ln1171_1408 = sext i9 %trunc_ln717_951"   --->   Operation 5095 'sext' 'sext_ln1171_1408' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5096 [1/1] (0.00ns)   --->   "%sext_ln717_241 = sext i11 %trunc_ln717_953"   --->   Operation 5096 'sext' 'sext_ln717_241' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5097 [1/1] (0.00ns)   --->   "%sext_ln38_140 = sext i8 %trunc_ln717_955" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5097 'sext' 'sext_ln38_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5098 [1/1] (0.00ns)   --->   "%sext_ln717_242 = sext i9 %trunc_ln717_956"   --->   Operation 5098 'sext' 'sext_ln717_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5099 [1/1] (0.00ns)   --->   "%sext_ln1171_1409 = sext i9 %trunc_ln717_958"   --->   Operation 5099 'sext' 'sext_ln1171_1409' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5100 [1/1] (0.00ns)   --->   "%sext_ln1171_1410 = sext i10 %trunc_ln717_960"   --->   Operation 5100 'sext' 'sext_ln1171_1410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5101 [1/1] (0.00ns)   --->   "%sext_ln717_243 = sext i10 %trunc_ln717_962"   --->   Operation 5101 'sext' 'sext_ln717_243' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5102 [1/1] (0.00ns)   --->   "%shl_ln717_17 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %tmp_77, i2 0"   --->   Operation 5102 'bitconcatenate' 'shl_ln717_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5103 [1/1] (0.00ns)   --->   "%sext_ln1171_1412 = sext i10 %shl_ln717_17"   --->   Operation 5103 'sext' 'sext_ln1171_1412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5104 [1/1] (0.00ns)   --->   "%sext_ln38_141 = sext i11 %trunc_ln717_963" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5104 'sext' 'sext_ln38_141' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5105 [1/1] (0.00ns)   --->   "%sext_ln1171_855 = sext i8 %trunc_ln38_155"   --->   Operation 5105 'sext' 'sext_ln1171_855' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5106 [1/1] (0.00ns)   --->   "%sext_ln1171_857 = sext i10 %shl_ln1171_441"   --->   Operation 5106 'sext' 'sext_ln1171_857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5107 [1/1] (0.00ns)   --->   "%sext_ln717_244 = sext i11 %trunc_ln717_964"   --->   Operation 5107 'sext' 'sext_ln717_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5108 [1/1] (1.41ns)   --->   "%sub_ln1171_557 = sub i11 %sext_ln1171_857, i11 %sext_ln1171_855"   --->   Operation 5108 'sub' 'sub_ln1171_557' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5109 [1/1] (0.00ns)   --->   "%trunc_ln717_965 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_557, i32 2, i32 10"   --->   Operation 5109 'partselect' 'trunc_ln717_965' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5110 [1/1] (0.00ns)   --->   "%sext_ln1171_1414 = sext i9 %trunc_ln717_965"   --->   Operation 5110 'sext' 'sext_ln1171_1414' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5111 [1/1] (0.00ns)   --->   "%sext_ln1171_1415 = sext i11 %trunc_ln717_966"   --->   Operation 5111 'sext' 'sext_ln1171_1415' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5112 [1/1] (1.41ns)   --->   "%sub_ln1171_695 = sub i11 %sext_ln1171_855, i11 %sext_ln1171_857"   --->   Operation 5112 'sub' 'sub_ln1171_695' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5113 [1/1] (0.00ns)   --->   "%trunc_ln717_967 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %sub_ln1171_695, i32 2, i32 10"   --->   Operation 5113 'partselect' 'trunc_ln717_967' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5114 [1/1] (0.00ns)   --->   "%sext_ln1171_1416 = sext i9 %trunc_ln717_967"   --->   Operation 5114 'sext' 'sext_ln1171_1416' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5115 [1/1] (0.00ns)   --->   "%sext_ln38_142 = sext i7 %trunc_ln717_968" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5115 'sext' 'sext_ln38_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5116 [1/1] (0.00ns)   --->   "%sext_ln1171_1417 = sext i9 %trunc_ln717_969"   --->   Operation 5116 'sext' 'sext_ln1171_1417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5117 [1/1] (0.00ns)   --->   "%shl_ln1171_443 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %mult_V_1966, i3 0"   --->   Operation 5117 'bitconcatenate' 'shl_ln1171_443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5118 [1/1] (0.00ns)   --->   "%sext_ln1171_862 = sext i11 %shl_ln1171_443"   --->   Operation 5118 'sext' 'sext_ln1171_862' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5119 [1/1] (0.00ns)   --->   "%shl_ln1171_444 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_1966, i1 0"   --->   Operation 5119 'bitconcatenate' 'shl_ln1171_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5120 [1/1] (0.00ns)   --->   "%sext_ln1171_863 = sext i9 %shl_ln1171_444"   --->   Operation 5120 'sext' 'sext_ln1171_863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5121 [1/1] (1.48ns)   --->   "%sub_ln1171_559 = sub i12 %sext_ln1171_862, i12 %sext_ln1171_863"   --->   Operation 5121 'sub' 'sub_ln1171_559' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5122 [1/1] (0.00ns)   --->   "%trunc_ln717_970 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_559, i32 2, i32 11"   --->   Operation 5122 'partselect' 'trunc_ln717_970' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5123 [1/1] (0.00ns)   --->   "%sext_ln717_245 = sext i9 %trunc_ln717_971"   --->   Operation 5123 'sext' 'sext_ln717_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5124 [1/1] (0.00ns)   --->   "%sext_ln1171_864 = sext i8 %trunc_ln38_156"   --->   Operation 5124 'sext' 'sext_ln1171_864' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5125 [1/1] (1.54ns)   --->   "%sub_ln1171_563 = sub i12 %sub_ln1171_562, i12 %sext_ln1171_868"   --->   Operation 5125 'sub' 'sub_ln1171_563' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5126 [1/1] (0.00ns)   --->   "%trunc_ln717_975 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_563, i32 2, i32 11"   --->   Operation 5126 'partselect' 'trunc_ln717_975' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5127 [1/1] (0.00ns)   --->   "%sext_ln1171_1421 = sext i9 %trunc_ln717_976"   --->   Operation 5127 'sext' 'sext_ln1171_1421' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5128 [1/1] (1.54ns)   --->   "%sub_ln1171_566 = sub i12 %sub_ln1171_562, i12 %sext_ln1171_864"   --->   Operation 5128 'sub' 'sub_ln1171_566' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5129 [1/1] (0.00ns)   --->   "%trunc_ln717_977 = partselect i10 @_ssdm_op_PartSelect.i10.i12.i32.i32, i12 %sub_ln1171_566, i32 2, i32 11"   --->   Operation 5129 'partselect' 'trunc_ln717_977' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5130 [1/1] (0.00ns)   --->   "%sext_ln717_246 = sext i11 %trunc_ln717_978"   --->   Operation 5130 'sext' 'sext_ln717_246' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5131 [1/1] (0.00ns)   --->   "%sext_ln717_248 = sext i10 %trunc_ln717_983"   --->   Operation 5131 'sext' 'sext_ln717_248' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5132 [1/1] (0.00ns)   --->   "%sext_ln717_249 = sext i11 %trunc_ln717_987"   --->   Operation 5132 'sext' 'sext_ln717_249' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5133 [1/1] (0.00ns)   --->   "%sext_ln42_55 = sext i8 %trunc_ln717_989" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5133 'sext' 'sext_ln42_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5134 [1/1] (0.00ns)   --->   "%sext_ln42_56 = sext i8 %trunc_ln717_989" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5134 'sext' 'sext_ln42_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5135 [1/1] (0.00ns)   --->   "%sext_ln717_250 = sext i8 %trunc_ln717_991"   --->   Operation 5135 'sext' 'sext_ln717_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5136 [1/1] (0.00ns)   --->   "%sext_ln1171_1427 = sext i9 %trunc_ln717_994"   --->   Operation 5136 'sext' 'sext_ln1171_1427' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5137 [1/1] (0.00ns)   --->   "%sext_ln38_143 = sext i9 %trunc_ln717_995" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5137 'sext' 'sext_ln38_143' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5138 [1/1] (0.00ns)   --->   "%sext_ln1171_1428 = sext i10 %trunc_ln717_996"   --->   Operation 5138 'sext' 'sext_ln1171_1428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5139 [1/1] (0.00ns)   --->   "%sext_ln1171_1432 = sext i12 %trunc_ln717_1000"   --->   Operation 5139 'sext' 'sext_ln1171_1432' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5140 [1/1] (0.00ns)   --->   "%sext_ln38_144 = sext i8 %trunc_ln717_1001" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5140 'sext' 'sext_ln38_144' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5141 [1/1] (0.00ns)   --->   "%sext_ln1171_1433 = sext i7 %trunc_ln717_1002"   --->   Operation 5141 'sext' 'sext_ln1171_1433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5142 [1/1] (0.00ns)   --->   "%sext_ln1171_1434 = sext i9 %trunc_ln717_1004"   --->   Operation 5142 'sext' 'sext_ln1171_1434' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5143 [1/1] (0.00ns)   --->   "%sext_ln42_58 = sext i10 %trunc_ln717_1005" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5143 'sext' 'sext_ln42_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5144 [1/1] (0.00ns)   --->   "%sext_ln1171_1435 = sext i9 %trunc_ln717_1006"   --->   Operation 5144 'sext' 'sext_ln1171_1435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5145 [1/1] (0.00ns)   --->   "%sext_ln1171_1436 = sext i9 %trunc_ln717_1007"   --->   Operation 5145 'sext' 'sext_ln1171_1436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5146 [1/1] (0.00ns)   --->   "%sext_ln1171_1438 = sext i11 %trunc_ln717_1009"   --->   Operation 5146 'sext' 'sext_ln1171_1438' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5147 [1/1] (0.00ns)   --->   "%sext_ln717_251 = sext i10 %trunc_ln717_1010"   --->   Operation 5147 'sext' 'sext_ln717_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5148 [1/1] (0.00ns)   --->   "%sext_ln1171_1439 = sext i10 %trunc_ln717_1012"   --->   Operation 5148 'sext' 'sext_ln1171_1439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5149 [1/1] (0.00ns)   --->   "%sext_ln1171_1440 = sext i11 %trunc_ln717_1013"   --->   Operation 5149 'sext' 'sext_ln1171_1440' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5150 [1/1] (0.00ns)   --->   "%sext_ln1171_1442 = sext i11 %trunc_ln717_1015"   --->   Operation 5150 'sext' 'sext_ln1171_1442' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5151 [1/1] (0.00ns)   --->   "%sext_ln38_145 = sext i9 %trunc_ln717_1016" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5151 'sext' 'sext_ln38_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5152 [1/1] (0.00ns)   --->   "%shl_ln717_19 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_2041, i1 0"   --->   Operation 5152 'bitconcatenate' 'shl_ln717_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5153 [1/1] (0.00ns)   --->   "%sext_ln42_59 = sext i9 %shl_ln717_19" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5153 'sext' 'sext_ln42_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5154 [1/1] (0.00ns)   --->   "%sext_ln38_146 = sext i7 %trunc_ln717_1018" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5154 'sext' 'sext_ln38_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5155 [1/1] (0.00ns)   --->   "%sext_ln38_147 = sext i7 %trunc_ln717_1018" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5155 'sext' 'sext_ln38_147' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5156 [1/1] (0.00ns)   --->   "%sext_ln1171_1443 = sext i9 %shl_ln717_20"   --->   Operation 5156 'sext' 'sext_ln1171_1443' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5157 [1/1] (0.00ns)   --->   "%sext_ln717_255 = sext i9 %trunc_ln717_1019"   --->   Operation 5157 'sext' 'sext_ln717_255' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5158 [1/1] (0.00ns)   --->   "%sext_ln42_60 = sext i10 %trunc_ln717_1022" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 5158 'sext' 'sext_ln42_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5159 [1/1] (0.00ns)   --->   "%sext_ln1171_1446 = sext i9 %trunc_ln717_1024"   --->   Operation 5159 'sext' 'sext_ln1171_1446' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5160 [1/1] (0.00ns)   --->   "%sext_ln38_148 = sext i9 %trunc_ln717_1025" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5160 'sext' 'sext_ln38_148' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5161 [1/1] (0.00ns)   --->   "%sext_ln38_149 = sext i9 %trunc_ln717_1025" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5161 'sext' 'sext_ln38_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5162 [1/1] (0.00ns)   --->   "%sext_ln38_150 = sext i8 %trunc_ln717_1028" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5162 'sext' 'sext_ln38_150' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5163 [1/1] (0.00ns)   --->   "%sext_ln1171_912 = sext i8 %trunc_ln38_163"   --->   Operation 5163 'sext' 'sext_ln1171_912' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5164 [1/1] (0.00ns)   --->   "%sext_ln717_257 = sext i10 %trunc_ln717_1029"   --->   Operation 5164 'sext' 'sext_ln717_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5165 [1/1] (0.00ns)   --->   "%sext_ln717_258 = sext i8 %trunc_ln717_1030"   --->   Operation 5165 'sext' 'sext_ln717_258' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5166 [1/1] (0.00ns)   --->   "%shl_ln1171_473 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %trunc_ln38_163, i2 0"   --->   Operation 5166 'bitconcatenate' 'shl_ln1171_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5167 [1/1] (0.00ns)   --->   "%sext_ln1171_916 = sext i10 %shl_ln1171_473"   --->   Operation 5167 'sext' 'sext_ln1171_916' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5168 [1/1] (1.41ns)   --->   "%add_ln1171_83 = add i11 %sext_ln1171_916, i11 %sext_ln1171_912"   --->   Operation 5168 'add' 'add_ln1171_83' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5169 [1/1] (0.00ns)   --->   "%trunc_ln717_1031 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln1171_83, i32 2, i32 10"   --->   Operation 5169 'partselect' 'trunc_ln717_1031' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5170 [1/1] (0.00ns)   --->   "%sext_ln38_151 = sext i9 %trunc_ln717_1031" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5170 'sext' 'sext_ln38_151' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5171 [1/1] (0.00ns)   --->   "%sext_ln1171_1450 = sext i11 %trunc_ln717_1032"   --->   Operation 5171 'sext' 'sext_ln1171_1450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5172 [1/1] (0.00ns)   --->   "%sext_ln1171_1452 = sext i10 %trunc_ln717_1034"   --->   Operation 5172 'sext' 'sext_ln1171_1452' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5173 [1/1] (0.00ns)   --->   "%sext_ln717_259 = sext i13 %trunc_ln717_1035"   --->   Operation 5173 'sext' 'sext_ln717_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5174 [1/1] (0.00ns)   --->   "%sext_ln1171_1453 = sext i12 %trunc_ln717_1036"   --->   Operation 5174 'sext' 'sext_ln1171_1453' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5175 [1/1] (0.00ns)   --->   "%sext_ln38_152 = sext i8 %trunc_ln717_1037" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5175 'sext' 'sext_ln38_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5176 [1/1] (0.00ns)   --->   "%sext_ln1171_1454 = sext i11 %trunc_ln717_1038"   --->   Operation 5176 'sext' 'sext_ln1171_1454' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5177 [1/1] (0.00ns)   --->   "%sext_ln717_261 = sext i8 %trunc_ln717_1041"   --->   Operation 5177 'sext' 'sext_ln717_261' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5178 [1/1] (0.00ns)   --->   "%sext_ln1171_1455 = sext i7 %trunc_ln717_1043"   --->   Operation 5178 'sext' 'sext_ln1171_1455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5179 [1/1] (0.00ns)   --->   "%sext_ln1171_1456 = sext i7 %trunc_ln717_1043"   --->   Operation 5179 'sext' 'sext_ln1171_1456' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5180 [1/1] (0.00ns)   --->   "%sext_ln1171_1457 = sext i7 %trunc_ln717_1043"   --->   Operation 5180 'sext' 'sext_ln1171_1457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5181 [1/1] (0.00ns)   --->   "%sext_ln1171_1459 = sext i7 %trunc_ln717_1046"   --->   Operation 5181 'sext' 'sext_ln1171_1459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5182 [1/1] (0.00ns)   --->   "%sext_ln1171_1460 = sext i10 %trunc_ln717_1047"   --->   Operation 5182 'sext' 'sext_ln1171_1460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5183 [1/1] (0.00ns)   --->   "%sext_ln1171_941 = sext i8 %mult_V_2122"   --->   Operation 5183 'sext' 'sext_ln1171_941' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5184 [1/1] (0.00ns)   --->   "%shl_ln1171_485 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %mult_V_2122, i4 0"   --->   Operation 5184 'bitconcatenate' 'shl_ln1171_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5185 [1/1] (0.00ns)   --->   "%sext_ln1171_942 = sext i12 %shl_ln1171_485"   --->   Operation 5185 'sext' 'sext_ln1171_942' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5186 [1/1] (1.54ns)   --->   "%add_ln1171_87 = add i13 %sext_ln1171_942, i13 %sext_ln1171_941"   --->   Operation 5186 'add' 'add_ln1171_87' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5187 [1/1] (0.00ns)   --->   "%trunc_ln717_1050 = partselect i11 @_ssdm_op_PartSelect.i11.i13.i32.i32, i13 %add_ln1171_87, i32 2, i32 12"   --->   Operation 5187 'partselect' 'trunc_ln717_1050' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5188 [1/1] (0.00ns)   --->   "%shl_ln717_22 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %mult_V_2122, i1 0"   --->   Operation 5188 'bitconcatenate' 'shl_ln717_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5189 [1/1] (0.00ns)   --->   "%sext_ln38_155 = sext i9 %shl_ln717_22" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5189 'sext' 'sext_ln38_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5190 [1/1] (0.00ns)   --->   "%sext_ln1171_1461 = sext i11 %trunc_ln717_1053"   --->   Operation 5190 'sext' 'sext_ln1171_1461' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5191 [1/1] (0.00ns)   --->   "%sext_ln1171_1462 = sext i9 %trunc_ln717_1054"   --->   Operation 5191 'sext' 'sext_ln1171_1462' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5192 [1/1] (0.00ns)   --->   "%sext_ln1171_1463 = sext i9 %trunc_ln717_1055"   --->   Operation 5192 'sext' 'sext_ln1171_1463' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5193 [1/1] (0.00ns)   --->   "%sext_ln717_266 = sext i12 %trunc_ln717_1057"   --->   Operation 5193 'sext' 'sext_ln717_266' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5194 [1/1] (0.00ns)   --->   "%sext_ln717_267 = sext i10 %trunc_ln717_1059"   --->   Operation 5194 'sext' 'sext_ln717_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5195 [1/1] (0.00ns)   --->   "%sext_ln38_156 = sext i9 %trunc_ln717_1061" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5195 'sext' 'sext_ln38_156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5196 [1/1] (0.00ns)   --->   "%sext_ln1171_1465 = sext i9 %trunc_ln717_1065"   --->   Operation 5196 'sext' 'sext_ln1171_1465' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5197 [1/1] (0.00ns)   --->   "%sext_ln38_158 = sext i10 %trunc_ln717_1068" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5197 'sext' 'sext_ln38_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5198 [1/1] (0.00ns)   --->   "%sext_ln717_271 = sext i11 %trunc_ln717_1069"   --->   Operation 5198 'sext' 'sext_ln717_271' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5199 [1/1] (0.00ns)   --->   "%sext_ln1171_1466 = sext i9 %shl_ln1171_495"   --->   Operation 5199 'sext' 'sext_ln1171_1466' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5200 [1/1] (0.00ns)   --->   "%shl_ln1171_496 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln38_172, i5 0"   --->   Operation 5200 'bitconcatenate' 'shl_ln1171_496' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5201 [1/1] (0.00ns)   --->   "%sext_ln1171_960 = sext i13 %shl_ln1171_496"   --->   Operation 5201 'sext' 'sext_ln1171_960' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5202 [1/1] (0.00ns)   --->   "%shl_ln1171_497 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln38_172, i3 0"   --->   Operation 5202 'bitconcatenate' 'shl_ln1171_497' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5203 [1/1] (0.00ns)   --->   "%sext_ln1171_961 = sext i11 %shl_ln1171_497"   --->   Operation 5203 'sext' 'sext_ln1171_961' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5204 [1/1] (1.53ns)   --->   "%sub_ln1171_618 = sub i14 %sext_ln1171_960, i14 %sext_ln1171_961"   --->   Operation 5204 'sub' 'sub_ln1171_618' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5205 [1/1] (0.00ns)   --->   "%trunc_ln717_1071 = partselect i12 @_ssdm_op_PartSelect.i12.i14.i32.i32, i14 %sub_ln1171_618, i32 2, i32 13"   --->   Operation 5205 'partselect' 'trunc_ln717_1071' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5206 [1/1] (0.00ns)   --->   "%sext_ln1171_1467 = sext i11 %trunc_ln717_1072"   --->   Operation 5206 'sext' 'sext_ln1171_1467' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5207 [1/1] (0.00ns)   --->   "%sext_ln38_159 = sext i7 %trunc_ln717_1073" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5207 'sext' 'sext_ln38_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5208 [1/1] (0.00ns)   --->   "%sext_ln1171_1468 = sext i9 %trunc_ln717_1077"   --->   Operation 5208 'sext' 'sext_ln1171_1468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5209 [1/1] (0.00ns)   --->   "%sext_ln38_160 = sext i11 %trunc_ln717_1078" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 5209 'sext' 'sext_ln38_160' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5210 [1/1] (0.00ns)   --->   "%sext_ln1171_1469 = sext i9 %trunc_ln717_1079"   --->   Operation 5210 'sext' 'sext_ln1171_1469' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5211 [1/1] (0.00ns)   --->   "%sext_ln1171_1471 = sext i10 %trunc_ln717_1081"   --->   Operation 5211 'sext' 'sext_ln1171_1471' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5212 [1/1] (0.00ns)   --->   "%sext_ln1171_1472 = sext i12 %trunc_ln717_1082"   --->   Operation 5212 'sext' 'sext_ln1171_1472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5213 [1/1] (0.00ns)   --->   "%sext_ln712_97 = sext i8 %mult_V_408"   --->   Operation 5213 'sext' 'sext_ln712_97' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5214 [1/1] (1.54ns)   --->   "%add_ln740_85 = add i13 %sext_ln1171_289, i13 %sext_ln1171_316"   --->   Operation 5214 'add' 'add_ln740_85' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5215 [1/1] (1.54ns)   --->   "%add_ln740_88 = add i13 %sext_ln1171_457, i13 %sext_ln1171_536"   --->   Operation 5215 'add' 'add_ln740_88' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5216 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_90 = add i12 %sext_ln1171_683, i12 %sext_ln1171_727"   --->   Operation 5216 'add' 'add_ln740_90' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5217 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_91 = add i12 %add_ln740_90, i12 %sext_ln717_11"   --->   Operation 5217 'add' 'add_ln740_91' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_96 = add i11 %sext_ln1171_1002, i11 %sext_ln717_31"   --->   Operation 5218 'add' 'add_ln740_96' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5219 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_97 = add i11 %add_ln740_96, i11 %sext_ln1171_997"   --->   Operation 5219 'add' 'add_ln740_97' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5220 [1/1] (1.54ns)   --->   "%add_ln740_99 = add i13 %sext_ln1171_1023, i13 %sext_ln1171_1033"   --->   Operation 5220 'add' 'add_ln740_99' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5221 [1/1] (1.48ns)   --->   "%add_ln740_101 = add i12 %sext_ln1171_1038, i12 %sext_ln1171_1044"   --->   Operation 5221 'add' 'add_ln740_101' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5222 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_107 = add i12 %sext_ln1171_1061, i12 %sext_ln1171_1066"   --->   Operation 5222 'add' 'add_ln740_107' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5223 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_108 = add i12 %add_ln740_107, i12 %sext_ln1171_1059"   --->   Operation 5223 'add' 'add_ln740_108' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5224 [1/1] (1.48ns)   --->   "%add_ln740_109 = add i12 %sext_ln1171_1079, i12 %sext_ln1171_1084"   --->   Operation 5224 'add' 'add_ln740_109' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5225 [1/1] (1.53ns)   --->   "%add_ln740_112 = add i14 %sext_ln717_60, i14 %sext_ln717_61"   --->   Operation 5225 'add' 'add_ln740_112' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5226 [1/1] (1.41ns)   --->   "%add_ln740_114 = add i11 %sext_ln1171_1100, i11 %sext_ln42_27"   --->   Operation 5226 'add' 'add_ln740_114' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5227 [1/1] (0.00ns)   --->   "%sext_ln740_322 = sext i11 %add_ln740_114"   --->   Operation 5227 'sext' 'sext_ln740_322' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5228 [1/1] (1.48ns)   --->   "%add_ln740_115 = add i12 %sext_ln740_322, i12 %sext_ln1171_1097"   --->   Operation 5228 'add' 'add_ln740_115' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5229 [1/1] (0.00ns)   --->   "%sext_ln740_324 = sext i9 %add_ln740_118"   --->   Operation 5229 'sext' 'sext_ln740_324' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5230 [1/1] (1.36ns)   --->   "%add_ln740_119 = add i10 %sext_ln740_324, i10 %sext_ln1171_1107"   --->   Operation 5230 'add' 'add_ln740_119' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5231 [1/1] (1.48ns)   --->   "%add_ln740_120 = add i12 %sext_ln1171_1125, i12 %sext_ln1171_1126"   --->   Operation 5231 'add' 'add_ln740_120' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_123 = add i14 %sext_ln717_80, i14 %sext_ln717_89"   --->   Operation 5232 'add' 'add_ln740_123' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5233 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_124 = add i14 %add_ln740_123, i14 %sext_ln717_77"   --->   Operation 5233 'add' 'add_ln740_124' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5234 [1/1] (1.48ns)   --->   "%add_ln740_125 = add i12 %sext_ln1171_1139, i12 %sext_ln717_93"   --->   Operation 5234 'add' 'add_ln740_125' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5235 [1/1] (1.41ns)   --->   "%add_ln740_126 = add i11 %sext_ln1171_1145, i11 %sext_ln1171_1148"   --->   Operation 5235 'add' 'add_ln740_126' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_132 = add i10 %sext_ln1171_1164, i10 %sext_ln1171_1165"   --->   Operation 5236 'add' 'add_ln740_132' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5237 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_133 = add i10 %add_ln740_132, i10 %sext_ln717_100"   --->   Operation 5237 'add' 'add_ln740_133' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5238 [1/1] (1.54ns)   --->   "%add_ln740_137 = add i13 %sext_ln1171_1177, i13 %sext_ln1171_1178"   --->   Operation 5238 'add' 'add_ln740_137' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5239 [1/1] (1.36ns)   --->   "%add_ln740_139 = add i10 %sext_ln1171_1186, i10 %sext_ln717_123"   --->   Operation 5239 'add' 'add_ln740_139' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5240 [1/1] (0.00ns)   --->   "%sext_ln740_334 = sext i10 %add_ln740_139"   --->   Operation 5240 'sext' 'sext_ln740_334' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5241 [1/1] (1.41ns)   --->   "%add_ln740_140 = add i11 %sext_ln740_334, i11 %sext_ln1171_1181"   --->   Operation 5241 'add' 'add_ln740_140' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_143 = add i11 %sext_ln717_129, i11 %sext_ln1171_1190"   --->   Operation 5242 'add' 'add_ln740_143' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5243 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_144 = add i11 %add_ln740_143, i11 %sext_ln717_124"   --->   Operation 5243 'add' 'add_ln740_144' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5244 [1/1] (1.41ns)   --->   "%add_ln740_145 = add i11 %sext_ln1171_1197, i11 %sext_ln1171_1202"   --->   Operation 5244 'add' 'add_ln740_145' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5245 [1/1] (0.00ns)   --->   "%sext_ln740_338 = sext i11 %add_ln740_145"   --->   Operation 5245 'sext' 'sext_ln740_338' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5246 [1/1] (1.48ns)   --->   "%add_ln740_146 = add i12 %sext_ln740_338, i12 %sext_ln1171_1192"   --->   Operation 5246 'add' 'add_ln740_146' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5247 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_148 = add i12 %sext_ln1171_1209, i12 %sext_ln1171_1211"   --->   Operation 5247 'add' 'add_ln740_148' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5248 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_149 = add i12 %add_ln740_148, i12 %sext_ln1171_1205"   --->   Operation 5248 'add' 'add_ln740_149' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5249 [1/1] (0.00ns)   --->   "%sext_ln740_342 = sext i11 %add_ln740_150"   --->   Operation 5249 'sext' 'sext_ln740_342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5250 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_151 = add i13 %sext_ln717_145, i13 %sext_ln717_148"   --->   Operation 5250 'add' 'add_ln740_151' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5251 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_152 = add i13 %add_ln740_151, i13 %sext_ln740_342"   --->   Operation 5251 'add' 'add_ln740_152' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5252 [1/1] (0.00ns)   --->   "%sext_ln740_345 = sext i10 %add_ln740_158"   --->   Operation 5252 'sext' 'sext_ln740_345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5253 [1/1] (1.41ns)   --->   "%add_ln740_159 = add i11 %sext_ln740_345, i11 %sext_ln1171_1244"   --->   Operation 5253 'add' 'add_ln740_159' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5254 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_161 = add i12 %sext_ln717_170, i12 %sext_ln1171_1255"   --->   Operation 5254 'add' 'add_ln740_161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5255 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_162 = add i12 %add_ln740_161, i12 %sext_ln1171_1252"   --->   Operation 5255 'add' 'add_ln740_162' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5256 [1/1] (0.00ns)   --->   "%sext_ln740_349 = sext i10 %add_ln740_163"   --->   Operation 5256 'sext' 'sext_ln740_349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5257 [1/1] (1.41ns)   --->   "%add_ln740_164 = add i11 %sext_ln1171_1270, i11 %sext_ln717_176"   --->   Operation 5257 'add' 'add_ln740_164' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5258 [1/1] (0.00ns)   --->   "%sext_ln740_350 = sext i11 %add_ln740_164"   --->   Operation 5258 'sext' 'sext_ln740_350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5259 [1/1] (1.48ns)   --->   "%add_ln740_165 = add i12 %sext_ln740_350, i12 %sext_ln740_349"   --->   Operation 5259 'add' 'add_ln740_165' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5260 [1/1] (1.54ns)   --->   "%add_ln740_168 = add i13 %sext_ln1171_1283, i13 %sext_ln1171_1287"   --->   Operation 5260 'add' 'add_ln740_168' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5261 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_170 = add i11 %sext_ln717_182, i11 %sext_ln1171_1295"   --->   Operation 5261 'add' 'add_ln740_170' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5262 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_171 = add i11 %add_ln740_170, i11 %sext_ln1171_1290"   --->   Operation 5262 'add' 'add_ln740_171' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5263 [1/1] (0.00ns)   --->   "%sext_ln740_355 = sext i11 %add_ln740_173"   --->   Operation 5263 'sext' 'sext_ln740_355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5264 [1/1] (1.48ns)   --->   "%add_ln740_174 = add i12 %sext_ln740_355, i12 %sext_ln1171_1299"   --->   Operation 5264 'add' 'add_ln740_174' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5265 [1/1] (0.00ns)   --->   "%sext_ln740_357 = sext i10 %add_ln740_175"   --->   Operation 5265 'sext' 'sext_ln740_357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5266 [1/1] (0.00ns)   --->   "%sext_ln740_358 = sext i11 %add_ln740_176"   --->   Operation 5266 'sext' 'sext_ln740_358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5267 [1/1] (1.48ns)   --->   "%add_ln740_177 = add i12 %sext_ln740_358, i12 %sext_ln740_357"   --->   Operation 5267 'add' 'add_ln740_177' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5268 [1/1] (1.48ns)   --->   "%add_ln740_185 = add i12 %sext_ln1171_1339, i12 %sext_ln42_44"   --->   Operation 5268 'add' 'add_ln740_185' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5269 [1/1] (1.31ns)   --->   "%add_ln740_188 = add i8 %sext_ln1171_1346, i8 %sext_ln1171_1348"   --->   Operation 5269 'add' 'add_ln740_188' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5270 [1/1] (0.00ns)   --->   "%sext_ln740_363 = sext i8 %add_ln740_188"   --->   Operation 5270 'sext' 'sext_ln740_363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5271 [1/1] (1.30ns)   --->   "%add_ln740_189 = add i9 %sext_ln740_363, i9 %sext_ln717_198"   --->   Operation 5271 'add' 'add_ln740_189' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_190 = add i11 %sext_ln717_206, i11 %sext_ln1171_1352"   --->   Operation 5272 'add' 'add_ln740_190' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5273 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_191 = add i11 %add_ln740_190, i11 %sext_ln1171_1350"   --->   Operation 5273 'add' 'add_ln740_191' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5274 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_194 = add i13 %sext_ln1171_1354, i13 %sext_ln42_48"   --->   Operation 5274 'add' 'add_ln740_194' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5275 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_195 = add i13 %add_ln740_194, i13 %sext_ln42_47"   --->   Operation 5275 'add' 'add_ln740_195' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5276 [1/1] (1.48ns)   --->   "%add_ln740_196 = add i12 %sext_ln1171_1363, i12 %sext_ln1171_1367"   --->   Operation 5276 'add' 'add_ln740_196' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5277 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_199 = add i12 %sext_ln1171_1372, i12 %sext_ln1171_1375"   --->   Operation 5277 'add' 'add_ln740_199' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5278 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_200 = add i12 %add_ln740_199, i12 %sext_ln717_212"   --->   Operation 5278 'add' 'add_ln740_200' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5279 [1/1] (1.48ns)   --->   "%add_ln740_202 = add i12 %sext_ln1171_1384, i12 %sext_ln1171_1385"   --->   Operation 5279 'add' 'add_ln740_202' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5280 [1/1] (1.48ns)   --->   "%add_ln740_207 = add i12 %sext_ln717_234, i12 %sext_ln1171_1397"   --->   Operation 5280 'add' 'add_ln740_207' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5281 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_209 = add i11 %sext_ln42_52, i11 %sext_ln1171_1407"   --->   Operation 5281 'add' 'add_ln740_209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5282 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_210 = add i11 %add_ln740_209, i11 %sext_ln1171_1402"   --->   Operation 5282 'add' 'add_ln740_210' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_212 = add i11 %sext_ln717_242, i11 %sext_ln1171_1410"   --->   Operation 5283 'add' 'add_ln740_212' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5284 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_213 = add i11 %add_ln740_212, i11 %sext_ln1171_1408"   --->   Operation 5284 'add' 'add_ln740_213' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_214 = add i12 %sext_ln717_244, i12 %sext_ln1171_1417"   --->   Operation 5285 'add' 'add_ln740_214' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5286 [1/1] (0.00ns)   --->   "%sext_ln740_378 = sext i11 %add_ln740_215"   --->   Operation 5286 'sext' 'sext_ln740_378' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5287 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_216 = add i12 %sext_ln740_378, i12 %add_ln740_214"   --->   Operation 5287 'add' 'add_ln740_216' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_219 = add i11 %sext_ln717_250, i11 %sext_ln1171_1428"   --->   Operation 5288 'add' 'add_ln740_219' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5289 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_220 = add i11 %add_ln740_219, i11 %sext_ln42_56"   --->   Operation 5289 'add' 'add_ln740_220' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5290 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_221 = add i11 %sext_ln1171_1435, i11 %sext_ln1171_1439"   --->   Operation 5290 'add' 'add_ln740_221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5291 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_222 = add i11 %add_ln740_221, i11 %sext_ln1171_1433"   --->   Operation 5291 'add' 'add_ln740_222' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_224 = add i11 %sext_ln1171_1443, i11 %sext_ln717_257"   --->   Operation 5292 'add' 'add_ln740_224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5293 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_225 = add i11 %add_ln740_224, i11 %sext_ln42_59"   --->   Operation 5293 'add' 'add_ln740_225' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5294 [1/1] (1.48ns)   --->   "%add_ln740_226 = add i12 %sext_ln1171_1450, i12 %sext_ln1171_1454"   --->   Operation 5294 'add' 'add_ln740_226' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5295 [1/1] (1.31ns)   --->   "%add_ln740_227 = add i8 %sext_ln1171_1457, i8 %sext_ln1171_1459"   --->   Operation 5295 'add' 'add_ln740_227' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5296 [1/1] (1.48ns)   --->   "%add_ln740_233 = add i12 %sext_ln1171_1461, i12 %sext_ln717_267"   --->   Operation 5296 'add' 'add_ln740_233' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5297 [1/1] (1.36ns)   --->   "%add_ln740_235 = add i10 %sext_ln1171_1469, i10 %sext_ln42_13"   --->   Operation 5297 'add' 'add_ln740_235' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5298 [1/1] (0.00ns)   --->   "%sext_ln740_389 = sext i10 %add_ln740_235"   --->   Operation 5298 'sext' 'sext_ln740_389' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5299 [1/1] (1.48ns)   --->   "%add_ln740_236 = add i12 %sext_ln740_389, i12 %sext_ln717_271"   --->   Operation 5299 'add' 'add_ln740_236' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5300 [1/1] (0.00ns)   --->   "%sext_ln740_12 = sext i9 %add_ln740_238"   --->   Operation 5300 'sext' 'sext_ln740_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5301 [1/1] (1.36ns)   --->   "%add_ln740_239 = add i10 %sext_ln740_12, i10 %sext_ln712_97"   --->   Operation 5301 'add' 'add_ln740_239' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5302 [1/1] (0.00ns)   --->   "%sext_ln740_13 = sext i10 %add_ln740_239"   --->   Operation 5302 'sext' 'sext_ln740_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5303 [1/1] (0.00ns)   --->   "%sext_ln740_15 = sext i10 %add_ln740_241"   --->   Operation 5303 'sext' 'sext_ln740_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5304 [1/1] (1.41ns)   --->   "%add_ln740_242 = add i11 %sext_ln740_15, i11 %sext_ln740_13"   --->   Operation 5304 'add' 'add_ln740_242' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5305 [1/1] (0.00ns)   --->   "%sext_ln740_22 = sext i9 %add_ln740_250"   --->   Operation 5305 'sext' 'sext_ln740_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5306 [1/1] (0.00ns)   --->   "%sext_ln740_25 = sext i9 %add_ln740_253"   --->   Operation 5306 'sext' 'sext_ln740_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5307 [1/1] (1.36ns)   --->   "%add_ln740_254 = add i10 %sext_ln740_25, i10 %sext_ln740_22"   --->   Operation 5307 'add' 'add_ln740_254' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5308 [1/1] (0.00ns)   --->   "%sext_ln740_29 = sext i9 %add_ln740_258"   --->   Operation 5308 'sext' 'sext_ln740_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5309 [1/1] (0.00ns)   --->   "%sext_ln740_31 = sext i9 %add_ln740_260"   --->   Operation 5309 'sext' 'sext_ln740_31' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5310 [1/1] (1.36ns)   --->   "%add_ln740_261 = add i10 %sext_ln740_31, i10 %sext_ln740_29"   --->   Operation 5310 'add' 'add_ln740_261' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5311 [1/1] (0.00ns)   --->   "%sext_ln740_32 = sext i10 %add_ln740_261"   --->   Operation 5311 'sext' 'sext_ln740_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5312 [1/1] (0.00ns)   --->   "%sext_ln740_34 = sext i8 %add_ln740_263"   --->   Operation 5312 'sext' 'sext_ln740_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5313 [1/1] (0.00ns)   --->   "%sext_ln740_37 = sext i8 %add_ln740_266"   --->   Operation 5313 'sext' 'sext_ln740_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5314 [1/1] (1.30ns)   --->   "%add_ln740_267 = add i9 %sext_ln740_37, i9 %sext_ln740_34"   --->   Operation 5314 'add' 'add_ln740_267' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5315 [1/1] (0.00ns)   --->   "%sext_ln740_38 = sext i9 %add_ln740_267"   --->   Operation 5315 'sext' 'sext_ln740_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5316 [1/1] (1.41ns)   --->   "%add_ln740_268 = add i11 %sext_ln740_38, i11 %sext_ln740_32"   --->   Operation 5316 'add' 'add_ln740_268' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5317 [1/1] (0.00ns)   --->   "%sext_ln740_41 = sext i8 %add_ln740_270"   --->   Operation 5317 'sext' 'sext_ln740_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5318 [1/1] (0.00ns)   --->   "%sext_ln740_43 = sext i8 %add_ln740_272"   --->   Operation 5318 'sext' 'sext_ln740_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5319 [1/1] (1.30ns)   --->   "%add_ln740_273 = add i9 %sext_ln740_43, i9 %sext_ln740_41"   --->   Operation 5319 'add' 'add_ln740_273' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5320 [1/1] (0.00ns)   --->   "%sext_ln740_44 = sext i9 %add_ln740_273"   --->   Operation 5320 'sext' 'sext_ln740_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5321 [1/1] (0.00ns)   --->   "%sext_ln740_46 = sext i8 %add_ln740_275"   --->   Operation 5321 'sext' 'sext_ln740_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5322 [1/1] (0.00ns)   --->   "%sext_ln740_49 = sext i8 %add_ln740_278"   --->   Operation 5322 'sext' 'sext_ln740_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5323 [1/1] (1.30ns)   --->   "%add_ln740_279 = add i9 %sext_ln740_49, i9 %sext_ln740_46"   --->   Operation 5323 'add' 'add_ln740_279' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5324 [1/1] (0.00ns)   --->   "%sext_ln740_50 = sext i9 %add_ln740_279"   --->   Operation 5324 'sext' 'sext_ln740_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5325 [1/1] (1.36ns)   --->   "%add_ln740_280 = add i10 %sext_ln740_50, i10 %sext_ln740_44"   --->   Operation 5325 'add' 'add_ln740_280' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5326 [1/1] (1.48ns)   --->   "%add_ln740_284 = add i12 %sext_ln42_5, i12 %sext_ln1171_164"   --->   Operation 5326 'add' 'add_ln740_284' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5327 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_286 = add i13 %sext_ln1171_294, i13 %sext_ln717_5"   --->   Operation 5327 'add' 'add_ln740_286' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5328 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_287 = add i13 %add_ln740_286, i13 %sext_ln1171_249"   --->   Operation 5328 'add' 'add_ln740_287' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5329 [1/1] (1.48ns)   --->   "%add_ln740_289 = add i12 %sext_ln1171_522, i12 %sext_ln717_9"   --->   Operation 5329 'add' 'add_ln740_289' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5330 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_296 = add i14 %sext_ln717_22, i14 %sext_ln717_24"   --->   Operation 5330 'add' 'add_ln740_296' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5331 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_297 = add i14 %add_ln740_296, i14 %sext_ln717_16"   --->   Operation 5331 'add' 'add_ln740_297' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5332 [1/1] (0.00ns)   --->   "%sext_ln740_399 = sext i9 %add_ln740_298"   --->   Operation 5332 'sext' 'sext_ln740_399' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_299 = add i10 %sext_ln717_27, i10 %sext_ln717_30"   --->   Operation 5333 'add' 'add_ln740_299' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5334 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_300 = add i10 %add_ln740_299, i10 %sext_ln740_399"   --->   Operation 5334 'add' 'add_ln740_300' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_302 = add i13 %sext_ln1171_1034, i13 %sext_ln1171_1039"   --->   Operation 5335 'add' 'add_ln740_302' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5336 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_303 = add i13 %add_ln740_302, i13 %sext_ln1171_1018"   --->   Operation 5336 'add' 'add_ln740_303' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5337 [1/1] (1.53ns)   --->   "%add_ln740_304 = add i14 %sext_ln717_40, i14 %sext_ln717_42"   --->   Operation 5337 'add' 'add_ln740_304' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5338 [1/1] (1.41ns)   --->   "%add_ln740_305 = add i11 %sext_ln1171_1048, i11 %sext_ln1171_1054"   --->   Operation 5338 'add' 'add_ln740_305' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_310 = add i12 %sext_ln38_30, i12 %sext_ln717_48"   --->   Operation 5339 'add' 'add_ln740_310' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5340 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_311 = add i12 %add_ln740_310, i12 %sext_ln1171_1057"   --->   Operation 5340 'add' 'add_ln740_311' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5341 [1/1] (1.54ns)   --->   "%add_ln740_312 = add i13 %sext_ln1171_1062, i13 %sext_ln1171_1067"   --->   Operation 5341 'add' 'add_ln740_312' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5342 [1/1] (1.54ns)   --->   "%add_ln740_313 = add i13 %sext_ln1171_1069, i13 %sext_ln1171_1072"   --->   Operation 5342 'add' 'add_ln740_313' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5343 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_316 = add i9 %sext_ln38_34, i9 %sext_ln1171_1076"   --->   Operation 5343 'add' 'add_ln740_316' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5344 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln740_317 = add i9 %add_ln740_316, i9 %sext_ln1171_1075"   --->   Operation 5344 'add' 'add_ln740_317' <Predicate = true> <Delay = 2.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5345 [1/1] (1.54ns)   --->   "%add_ln740_318 = add i13 %sext_ln1171_1080, i13 %sext_ln1171_1085"   --->   Operation 5345 'add' 'add_ln740_318' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5346 [1/1] (1.54ns)   --->   "%add_ln740_319 = add i13 %sext_ln1171_1089, i13 %sext_ln1171_1093"   --->   Operation 5346 'add' 'add_ln740_319' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5347 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_323 = add i13 %sext_ln1171_1098, i13 %sext_ln38_44"   --->   Operation 5347 'add' 'add_ln740_323' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5348 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_324 = add i13 %add_ln740_323, i13 %sext_ln42_26"   --->   Operation 5348 'add' 'add_ln740_324' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5349 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_325 = add i13 %sext_ln1171_1101, i13 %sext_ln1171_1108"   --->   Operation 5349 'add' 'add_ln740_325' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5350 [1/1] (0.00ns)   --->   "%sext_ln740_410 = sext i11 %add_ln740_326"   --->   Operation 5350 'sext' 'sext_ln740_410' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5351 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_327 = add i13 %sext_ln740_410, i13 %add_ln740_325"   --->   Operation 5351 'add' 'add_ln740_327' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5352 [1/1] (0.00ns)   --->   "%sext_ln740_412 = sext i10 %add_ln740_329"   --->   Operation 5352 'sext' 'sext_ln740_412' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5353 [1/1] (1.41ns)   --->   "%add_ln740_330 = add i11 %sext_ln740_412, i11 %sext_ln1171_1115"   --->   Operation 5353 'add' 'add_ln740_330' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5354 [1/1] (1.41ns)   --->   "%add_ln740_331 = add i11 %sext_ln1171_1124, i11 %sext_ln1171_314"   --->   Operation 5354 'add' 'add_ln740_331' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5355 [1/1] (1.53ns)   --->   "%add_ln740_332 = add i14 %sext_ln717_78, i14 %sext_ln717_81"   --->   Operation 5355 'add' 'add_ln740_332' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_338 = add i13 %sext_ln1171_1137, i13 %sext_ln1171_1140"   --->   Operation 5356 'add' 'add_ln740_338' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5357 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_339 = add i13 %add_ln740_338, i13 %sext_ln1171_1135"   --->   Operation 5357 'add' 'add_ln740_339' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5358 [1/1] (1.36ns)   --->   "%add_ln740_341 = add i10 %sext_ln1171_1149, i10 %sext_ln1171_1154"   --->   Operation 5358 'add' 'add_ln740_341' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5359 [1/1] (1.48ns)   --->   "%add_ln740_344 = add i12 %sext_ln1171_1160, i12 %sext_ln1171_1163"   --->   Operation 5359 'add' 'add_ln740_344' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5360 [1/1] (0.00ns)   --->   "%sext_ln740_417 = sext i10 %add_ln740_346"   --->   Operation 5360 'sext' 'sext_ln740_417' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5361 [1/1] (0.00ns)   --->   "%sext_ln740_418 = sext i10 %add_ln740_347"   --->   Operation 5361 'sext' 'sext_ln740_418' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5362 [1/1] (1.41ns)   --->   "%add_ln740_348 = add i11 %sext_ln740_418, i11 %sext_ln740_417"   --->   Operation 5362 'add' 'add_ln740_348' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5363 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_351 = add i14 %sext_ln717_118, i14 %sext_ln717_119"   --->   Operation 5363 'add' 'add_ln740_351' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5364 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_352 = add i14 %add_ln740_351, i14 %sext_ln717_117"   --->   Operation 5364 'add' 'add_ln740_352' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5365 [1/1] (1.48ns)   --->   "%add_ln740_353 = add i12 %sext_ln1171_1179, i12 %sext_ln1171_1182"   --->   Operation 5365 'add' 'add_ln740_353' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5366 [1/1] (1.54ns)   --->   "%add_ln740_354 = add i13 %sext_ln1171_1187, i13 %sext_ln1171_1188"   --->   Operation 5366 'add' 'add_ln740_354' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5367 [1/1] (1.41ns)   --->   "%add_ln740_357 = add i11 %sext_ln1171_1193, i11 %sext_ln1171_1196"   --->   Operation 5367 'add' 'add_ln740_357' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5368 [1/1] (1.48ns)   --->   "%add_ln740_359 = add i12 %sext_ln1171_1198, i12 %sext_ln1171_1201"   --->   Operation 5368 'add' 'add_ln740_359' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5369 [1/1] (1.48ns)   --->   "%add_ln740_360 = add i12 %sext_ln1171_1206, i12 %sext_ln717_135"   --->   Operation 5369 'add' 'add_ln740_360' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5370 [1/1] (1.36ns)   --->   "%add_ln740_365 = add i10 %sext_ln717_138, i10 %sext_ln717_141"   --->   Operation 5370 'add' 'add_ln740_365' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5371 [1/1] (0.00ns)   --->   "%sext_ln740_428 = sext i10 %add_ln740_365"   --->   Operation 5371 'sext' 'sext_ln740_428' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5372 [1/1] (1.48ns)   --->   "%add_ln740_366 = add i12 %sext_ln740_428, i12 %sext_ln1171_1212"   --->   Operation 5372 'add' 'add_ln740_366' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5373 [1/1] (1.41ns)   --->   "%add_ln740_367 = add i11 %sext_ln717_142, i11 %sext_ln1171_1217"   --->   Operation 5373 'add' 'add_ln740_367' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5374 [1/1] (1.48ns)   --->   "%add_ln740_368 = add i12 %sext_ln717_143, i12 %sext_ln1171_1223"   --->   Operation 5374 'add' 'add_ln740_368' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5375 [1/1] (0.00ns)   --->   "%sext_ln740_433 = sext i11 %add_ln740_371"   --->   Operation 5375 'sext' 'sext_ln740_433' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5376 [1/1] (1.48ns)   --->   "%add_ln740_372 = add i12 %sext_ln740_433, i12 %sext_ln717_147"   --->   Operation 5376 'add' 'add_ln740_372' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5377 [1/1] (0.00ns)   --->   "%sext_ln740_435 = sext i10 %add_ln740_373"   --->   Operation 5377 'sext' 'sext_ln740_435' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5378 [1/1] (0.00ns)   --->   "%sext_ln740_436 = sext i11 %add_ln740_374"   --->   Operation 5378 'sext' 'sext_ln740_436' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5379 [1/1] (1.48ns)   --->   "%add_ln740_375 = add i12 %sext_ln740_436, i12 %sext_ln740_435"   --->   Operation 5379 'add' 'add_ln740_375' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5380 [1/1] (0.00ns)   --->   "%sext_ln740_439 = sext i10 %add_ln740_378"   --->   Operation 5380 'sext' 'sext_ln740_439' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5381 [1/1] (1.41ns)   --->   "%add_ln740_379 = add i11 %sext_ln740_439, i11 %sext_ln717_163"   --->   Operation 5381 'add' 'add_ln740_379' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5382 [1/1] (1.36ns)   --->   "%add_ln740_380 = add i10 %sext_ln1171_1251, i10 %sext_ln717_169"   --->   Operation 5382 'add' 'add_ln740_380' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5383 [1/1] (0.00ns)   --->   "%sext_ln740_444 = sext i10 %add_ln740_384"   --->   Operation 5383 'sext' 'sext_ln740_444' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5384 [1/1] (1.41ns)   --->   "%add_ln740_385 = add i11 %sext_ln740_444, i11 %sext_ln717_173"   --->   Operation 5384 'add' 'add_ln740_385' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5385 [1/1] (1.48ns)   --->   "%add_ln740_386 = add i12 %sext_ln1171_1274, i12 %sext_ln1171_1279"   --->   Operation 5385 'add' 'add_ln740_386' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5386 [1/1] (1.41ns)   --->   "%add_ln740_387 = add i11 %sext_ln1171_1284, i11 %sext_ln1171_1288"   --->   Operation 5386 'add' 'add_ln740_387' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5387 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_394 = add i12 %sext_ln1171_1291, i12 %sext_ln1171_1296"   --->   Operation 5387 'add' 'add_ln740_394' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5388 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_395 = add i12 %add_ln740_394, i12 %sext_ln717_180"   --->   Operation 5388 'add' 'add_ln740_395' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5389 [1/1] (0.00ns)   --->   "%sext_ln740_450 = sext i9 %add_ln740_396"   --->   Operation 5389 'sext' 'sext_ln740_450' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5390 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_397 = add i11 %sext_ln717_189, i11 %sext_ln717_191"   --->   Operation 5390 'add' 'add_ln740_397' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5391 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_398 = add i11 %add_ln740_397, i11 %sext_ln740_450"   --->   Operation 5391 'add' 'add_ln740_398' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5392 [1/1] (1.48ns)   --->   "%add_ln740_400 = add i12 %sext_ln717_192, i12 %sext_ln1171_1317"   --->   Operation 5392 'add' 'add_ln740_400' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5393 [1/1] (0.00ns)   --->   "%sext_ln740_455 = sext i11 %add_ln740_402"   --->   Operation 5393 'sext' 'sext_ln740_455' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5394 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_403 = add i12 %sext_ln1171_1330, i12 %sext_ln1171_1335"   --->   Operation 5394 'add' 'add_ln740_403' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5395 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_404 = add i12 %add_ln740_403, i12 %sext_ln740_455"   --->   Operation 5395 'add' 'add_ln740_404' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5396 [1/1] (1.36ns)   --->   "%add_ln740_407 = add i10 %sext_ln1171_717, i10 %sext_ln1171_1345"   --->   Operation 5396 'add' 'add_ln740_407' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5397 [1/1] (0.00ns)   --->   "%sext_ln740_457 = sext i10 %add_ln740_407"   --->   Operation 5397 'sext' 'sext_ln740_457' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5398 [1/1] (1.41ns)   --->   "%add_ln740_408 = add i11 %sext_ln740_457, i11 %sext_ln1171_1340"   --->   Operation 5398 'add' 'add_ln740_408' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5399 [1/1] (0.00ns)   --->   "%sext_ln740_459 = sext i10 %add_ln740_409"   --->   Operation 5399 'sext' 'sext_ln740_459' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5400 [1/1] (1.36ns)   --->   "%add_ln740_410 = add i10 %sext_ln42_46, i10 %sext_ln1171_1351"   --->   Operation 5400 'add' 'add_ln740_410' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5401 [1/1] (0.00ns)   --->   "%sext_ln740_460 = sext i10 %add_ln740_410"   --->   Operation 5401 'sext' 'sext_ln740_460' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5402 [1/1] (1.41ns)   --->   "%add_ln740_411 = add i11 %sext_ln740_460, i11 %sext_ln740_459"   --->   Operation 5402 'add' 'add_ln740_411' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5403 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_413 = add i14 %trunc_ln717_855, i14 %sext_ln717_210"   --->   Operation 5403 'add' 'add_ln740_413' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5404 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_414 = add i14 %add_ln740_413, i14 %sext_ln717_207"   --->   Operation 5404 'add' 'add_ln740_414' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5405 [1/1] (1.36ns)   --->   "%add_ln740_416 = add i10 %sext_ln717_211, i10 %sext_ln1171_1374"   --->   Operation 5405 'add' 'add_ln740_416' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5406 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_421 = add i13 %sext_ln717_218, i13 %sext_ln1171_1379"   --->   Operation 5406 'add' 'add_ln740_421' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5407 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_422 = add i13 %add_ln740_421, i13 %sext_ln1171_1376"   --->   Operation 5407 'add' 'add_ln740_422' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5408 [1/1] (1.53ns)   --->   "%add_ln740_423 = add i14 %sext_ln717_223, i14 %sext_ln717_224"   --->   Operation 5408 'add' 'add_ln740_423' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5409 [1/1] (1.36ns)   --->   "%add_ln740_424 = add i10 %sext_ln717_226, i10 %sext_ln717_228"   --->   Operation 5409 'add' 'add_ln740_424' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5410 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_427 = add i13 %sext_ln1171_1389, i13 %sext_ln1171_1391"   --->   Operation 5410 'add' 'add_ln740_427' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5411 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_428 = add i13 %add_ln740_427, i13 %sext_ln1171_1386"   --->   Operation 5411 'add' 'add_ln740_428' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_429 = add i12 %sext_ln1171_1398, i12 %sext_ln1171_1403"   --->   Operation 5412 'add' 'add_ln740_429' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5413 [1/1] (0.00ns)   --->   "%sext_ln740_468 = sext i11 %add_ln740_430"   --->   Operation 5413 'sext' 'sext_ln740_468' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5414 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_431 = add i12 %sext_ln740_468, i12 %add_ln740_429"   --->   Operation 5414 'add' 'add_ln740_431' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5415 [1/1] (0.00ns)   --->   "%sext_ln740_472 = sext i10 %add_ln740_436"   --->   Operation 5415 'sext' 'sext_ln740_472' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5416 [1/1] (0.00ns)   --->   "%sext_ln740_473 = sext i10 %add_ln740_437"   --->   Operation 5416 'sext' 'sext_ln740_473' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5417 [1/1] (1.41ns)   --->   "%add_ln740_438 = add i11 %sext_ln740_473, i11 %sext_ln740_472"   --->   Operation 5417 'add' 'add_ln740_438' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5418 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_440 = add i12 %sext_ln1171_1440, i12 %sext_ln717_255"   --->   Operation 5418 'add' 'add_ln740_440' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5419 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_441 = add i12 %add_ln740_440, i12 %sext_ln1171_1436"   --->   Operation 5419 'add' 'add_ln740_441' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5420 [1/1] (0.00ns)   --->   "%sext_ln740_477 = sext i11 %add_ln740_442"   --->   Operation 5420 'sext' 'sext_ln740_477' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5421 [1/1] (0.00ns)   --->   "%sext_ln740_478 = sext i11 %add_ln740_443"   --->   Operation 5421 'sext' 'sext_ln740_478' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5422 [1/1] (1.48ns)   --->   "%add_ln740_444 = add i12 %sext_ln740_478, i12 %sext_ln740_477"   --->   Operation 5422 'add' 'add_ln740_444' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5423 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_449 = add i11 %sext_ln1171_1460, i11 %sext_ln1171_1462"   --->   Operation 5423 'add' 'add_ln740_449' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5424 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_450 = add i11 %add_ln740_449, i11 %sext_ln1171_1456"   --->   Operation 5424 'add' 'add_ln740_450' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5425 [1/1] (0.00ns)   --->   "%sext_ln740_482 = sext i9 %add_ln740_451"   --->   Operation 5425 'sext' 'sext_ln740_482' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5426 [1/1] (0.00ns)   --->   "%sext_ln740_483 = sext i9 %add_ln740_452"   --->   Operation 5426 'sext' 'sext_ln740_483' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5427 [1/1] (1.36ns)   --->   "%add_ln740_453 = add i10 %sext_ln740_483, i10 %sext_ln740_482"   --->   Operation 5427 'add' 'add_ln740_453' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5428 [1/1] (0.00ns)   --->   "%sext_ln740_55 = sext i10 %add_ln740_456"   --->   Operation 5428 'sext' 'sext_ln740_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5429 [1/1] (0.00ns)   --->   "%sext_ln740_58 = sext i10 %add_ln740_459"   --->   Operation 5429 'sext' 'sext_ln740_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5430 [1/1] (1.41ns)   --->   "%add_ln740_460 = add i11 %sext_ln740_58, i11 %sext_ln740_55"   --->   Operation 5430 'add' 'add_ln740_460' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5431 [1/1] (0.00ns)   --->   "%sext_ln740_61 = sext i9 %add_ln740_463"   --->   Operation 5431 'sext' 'sext_ln740_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5432 [1/1] (0.00ns)   --->   "%sext_ln740_64 = sext i9 %add_ln740_466"   --->   Operation 5432 'sext' 'sext_ln740_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5433 [1/1] (1.36ns)   --->   "%add_ln740_467 = add i10 %sext_ln740_64, i10 %sext_ln740_61"   --->   Operation 5433 'add' 'add_ln740_467' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5434 [1/1] (0.00ns)   --->   "%sext_ln740_65 = sext i10 %add_ln740_467"   --->   Operation 5434 'sext' 'sext_ln740_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5435 [1/1] (0.00ns)   --->   "%sext_ln740_67 = sext i9 %add_ln740_469"   --->   Operation 5435 'sext' 'sext_ln740_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5436 [1/1] (0.00ns)   --->   "%sext_ln740_70 = sext i9 %add_ln740_472"   --->   Operation 5436 'sext' 'sext_ln740_70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5437 [1/1] (1.36ns)   --->   "%add_ln740_473 = add i10 %sext_ln740_70, i10 %sext_ln740_67"   --->   Operation 5437 'add' 'add_ln740_473' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5438 [1/1] (0.00ns)   --->   "%sext_ln740_71 = sext i10 %add_ln740_473"   --->   Operation 5438 'sext' 'sext_ln740_71' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5439 [1/1] (1.41ns)   --->   "%add_ln740_474 = add i11 %sext_ln740_71, i11 %sext_ln740_65"   --->   Operation 5439 'add' 'add_ln740_474' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5440 [1/1] (0.00ns)   --->   "%sext_ln740_74 = sext i9 %add_ln740_477"   --->   Operation 5440 'sext' 'sext_ln740_74' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5441 [1/1] (0.00ns)   --->   "%sext_ln740_77 = sext i8 %add_ln740_480"   --->   Operation 5441 'sext' 'sext_ln740_77' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5442 [1/1] (1.36ns)   --->   "%add_ln740_481 = add i10 %sext_ln740_77, i10 %sext_ln740_74"   --->   Operation 5442 'add' 'add_ln740_481' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5443 [1/1] (0.00ns)   --->   "%sext_ln740_80 = sext i8 %add_ln740_483"   --->   Operation 5443 'sext' 'sext_ln740_80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5444 [1/1] (0.00ns)   --->   "%sext_ln740_83 = sext i8 %add_ln740_486"   --->   Operation 5444 'sext' 'sext_ln740_83' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5445 [1/1] (1.30ns)   --->   "%add_ln740_487 = add i9 %sext_ln740_83, i9 %sext_ln740_80"   --->   Operation 5445 'add' 'add_ln740_487' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5446 [1/1] (0.00ns)   --->   "%sext_ln740_86 = sext i8 %add_ln740_490"   --->   Operation 5446 'sext' 'sext_ln740_86' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5447 [1/1] (0.00ns)   --->   "%sext_ln740_89 = sext i8 %add_ln740_493"   --->   Operation 5447 'sext' 'sext_ln740_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5448 [1/1] (1.30ns)   --->   "%add_ln740_494 = add i9 %sext_ln740_89, i9 %sext_ln740_86"   --->   Operation 5448 'add' 'add_ln740_494' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5449 [1/1] (0.00ns)   --->   "%sext_ln740_90 = sext i9 %add_ln740_494"   --->   Operation 5449 'sext' 'sext_ln740_90' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5450 [1/1] (0.00ns)   --->   "%sext_ln740_92 = sext i8 %add_ln740_496"   --->   Operation 5450 'sext' 'sext_ln740_92' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5451 [1/1] (0.00ns)   --->   "%sext_ln740_95 = sext i8 %add_ln740_499"   --->   Operation 5451 'sext' 'sext_ln740_95' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5452 [1/1] (1.30ns)   --->   "%add_ln740_500 = add i9 %sext_ln740_95, i9 %sext_ln740_92"   --->   Operation 5452 'add' 'add_ln740_500' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5453 [1/1] (0.00ns)   --->   "%sext_ln740_96 = sext i9 %add_ln740_500"   --->   Operation 5453 'sext' 'sext_ln740_96' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5454 [1/1] (1.36ns)   --->   "%add_ln740_501 = add i10 %sext_ln740_96, i10 %sext_ln740_90"   --->   Operation 5454 'add' 'add_ln740_501' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5455 [1/1] (1.54ns)   --->   "%add_ln740_507 = add i13 %sext_ln1171_388, i13 %sext_ln1171_524"   --->   Operation 5455 'add' 'add_ln740_507' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5456 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_510 = add i12 %sext_ln1171_656, i12 %sext_ln1171_712"   --->   Operation 5456 'add' 'add_ln740_510' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5457 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_511 = add i12 %add_ln740_510, i12 %sext_ln717_10"   --->   Operation 5457 'add' 'add_ln740_511' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5458 [1/1] (1.54ns)   --->   "%add_ln740_512 = add i13 %sext_ln1171_810, i13 %sext_ln1171_852"   --->   Operation 5458 'add' 'add_ln740_512' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5459 [1/1] (1.54ns)   --->   "%add_ln740_513 = add i13 %sext_ln1171_904, i13 %sext_ln1171_914"   --->   Operation 5459 'add' 'add_ln740_513' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5460 [1/1] (1.48ns)   --->   "%add_ln740_517 = add i12 %sext_ln1171_991, i12 %sext_ln1171_1000"   --->   Operation 5460 'add' 'add_ln740_517' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5461 [1/1] (0.00ns)   --->   "%sext_ln740_495 = sext i10 %add_ln740_519"   --->   Operation 5461 'sext' 'sext_ln740_495' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5462 [1/1] (1.41ns)   --->   "%add_ln740_520 = add i11 %sext_ln740_495, i11 %sext_ln38_14"   --->   Operation 5462 'add' 'add_ln740_520' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5463 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_522 = add i10 %sext_ln1171_1012, i10 %sext_ln1171_1019"   --->   Operation 5463 'add' 'add_ln740_522' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5464 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_523 = add i10 %add_ln740_522, i10 %sext_ln717_30"   --->   Operation 5464 'add' 'add_ln740_523' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5465 [1/1] (1.48ns)   --->   "%add_ln740_524 = add i12 %sext_ln1171_1024, i12 %sext_ln1171_1035"   --->   Operation 5465 'add' 'add_ln740_524' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5466 [1/1] (1.48ns)   --->   "%add_ln740_525 = add i12 %sext_ln1171_1040, i12 %sext_ln717_41"   --->   Operation 5466 'add' 'add_ln740_525' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5467 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_532 = add i13 %sext_ln1171_1063, i13 %sext_ln1171_1069"   --->   Operation 5467 'add' 'add_ln740_532' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5468 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_533 = add i13 %add_ln740_532, i13 %sext_ln1171_1056"   --->   Operation 5468 'add' 'add_ln740_533' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5469 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_535 = add i10 %sext_ln717_56, i10 %sext_ln1171_1078"   --->   Operation 5469 'add' 'add_ln740_535' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5470 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_536 = add i10 %add_ln740_535, i10 %sext_ln717_54"   --->   Operation 5470 'add' 'add_ln740_536' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5471 [1/1] (1.54ns)   --->   "%add_ln740_537 = add i13 %sext_ln1171_1081, i13 %sext_ln1171_1086"   --->   Operation 5471 'add' 'add_ln740_537' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5472 [1/1] (1.54ns)   --->   "%add_ln740_538 = add i13 %sext_ln1171_1090, i13 %sext_ln1171_1094"   --->   Operation 5472 'add' 'add_ln740_538' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_542 = add i13 %sext_ln1171_1099, i13 %sext_ln1171_1102"   --->   Operation 5473 'add' 'add_ln740_542' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5474 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_543 = add i13 %add_ln740_542, i13 %sext_ln42_26"   --->   Operation 5474 'add' 'add_ln740_543' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5475 [1/1] (1.48ns)   --->   "%add_ln740_548 = add i12 %sext_ln717_75, i12 %sext_ln717_76"   --->   Operation 5475 'add' 'add_ln740_548' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5476 [1/1] (1.54ns)   --->   "%add_ln740_550 = add i13 %sext_ln1171_1127, i13 %sext_ln1171_1130"   --->   Operation 5476 'add' 'add_ln740_550' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5477 [1/1] (1.54ns)   --->   "%add_ln740_551 = add i13 %sext_ln717_82, i13 %sext_ln1171_1136"   --->   Operation 5477 'add' 'add_ln740_551' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5478 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_562 = add i11 %sext_ln1171_1162, i11 %sext_ln717_114"   --->   Operation 5478 'add' 'add_ln740_562' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5479 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_563 = add i11 %add_ln740_562, i11 %sext_ln1171_1161"   --->   Operation 5479 'add' 'add_ln740_563' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5480 [1/1] (1.53ns)   --->   "%add_ln740_565 = add i14 %sext_ln717_120, i14 %sext_ln717_121"   --->   Operation 5480 'add' 'add_ln740_565' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5481 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_569 = add i13 %sext_ln717_122, i13 %sext_ln1171_1189"   --->   Operation 5481 'add' 'add_ln740_569' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5482 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_570 = add i13 %add_ln740_569, i13 %sext_ln1171_1183"   --->   Operation 5482 'add' 'add_ln740_570' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5483 [1/1] (0.00ns)   --->   "%sext_ln740_520 = sext i10 %add_ln740_571"   --->   Operation 5483 'sext' 'sext_ln740_520' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5484 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_572 = add i11 %sext_ln1171_1196, i11 %sext_ln1171_1199"   --->   Operation 5484 'add' 'add_ln740_572' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5485 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_573 = add i11 %add_ln740_572, i11 %sext_ln740_520"   --->   Operation 5485 'add' 'add_ln740_573' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5486 [1/1] (1.48ns)   --->   "%add_ln740_575 = add i12 %sext_ln1171_1203, i12 %sext_ln1171_1213"   --->   Operation 5486 'add' 'add_ln740_575' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5487 [1/1] (0.00ns)   --->   "%sext_ln740_523 = sext i10 %add_ln740_577"   --->   Operation 5487 'sext' 'sext_ln740_523' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5488 [1/1] (0.00ns)   --->   "%sext_ln740_524 = sext i10 %add_ln740_578"   --->   Operation 5488 'sext' 'sext_ln740_524' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5489 [1/1] (1.41ns)   --->   "%add_ln740_579 = add i11 %sext_ln740_524, i11 %sext_ln740_523"   --->   Operation 5489 'add' 'add_ln740_579' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5490 [1/1] (0.00ns)   --->   "%sext_ln740_527 = sext i10 %add_ln740_583"   --->   Operation 5490 'sext' 'sext_ln740_527' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5491 [1/1] (1.41ns)   --->   "%add_ln740_584 = add i11 %sext_ln740_527, i11 %sext_ln717_158"   --->   Operation 5491 'add' 'add_ln740_584' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5492 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_585 = add i11 %sext_ln1171_1246, i11 %sext_ln1171_1250"   --->   Operation 5492 'add' 'add_ln740_585' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5493 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_586 = add i11 %add_ln740_585, i11 %sext_ln1171_1239"   --->   Operation 5493 'add' 'add_ln740_586' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5494 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_588 = add i11 %sext_ln1171_1257, i11 %sext_ln1171_1261"   --->   Operation 5494 'add' 'add_ln740_588' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5495 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_589 = add i11 %add_ln740_588, i11 %sext_ln42_41"   --->   Operation 5495 'add' 'add_ln740_589' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5496 [1/1] (1.30ns)   --->   "%add_ln740_590 = add i9 %sext_ln1171_1265, i9 %sext_ln1171_1269"   --->   Operation 5496 'add' 'add_ln740_590' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5497 [1/1] (0.00ns)   --->   "%sext_ln740_532 = sext i9 %add_ln740_590"   --->   Operation 5497 'sext' 'sext_ln740_532' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5498 [1/1] (1.36ns)   --->   "%add_ln740_591 = add i10 %sext_ln1171_1272, i10 %sext_ln1171_1275"   --->   Operation 5498 'add' 'add_ln740_591' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5499 [1/1] (0.00ns)   --->   "%sext_ln740_533 = sext i10 %add_ln740_591"   --->   Operation 5499 'sext' 'sext_ln740_533' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5500 [1/1] (1.41ns)   --->   "%add_ln740_592 = add i11 %sext_ln740_533, i11 %sext_ln740_532"   --->   Operation 5500 'add' 'add_ln740_592' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_595 = add i13 %sext_ln1171_1285, i13 %sext_ln1171_1289"   --->   Operation 5501 'add' 'add_ln740_595' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5502 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_596 = add i13 %add_ln740_595, i13 %sext_ln1171_1280"   --->   Operation 5502 'add' 'add_ln740_596' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5503 [1/1] (1.48ns)   --->   "%add_ln740_597 = add i12 %sext_ln1171_1292, i12 %sext_ln1171_1294"   --->   Operation 5503 'add' 'add_ln740_597' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5504 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_601 = add i12 %sext_ln1171_1304, i12 %sext_ln1171_1311"   --->   Operation 5504 'add' 'add_ln740_601' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5505 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_602 = add i12 %add_ln740_601, i12 %sext_ln717_187"   --->   Operation 5505 'add' 'add_ln740_602' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5506 [1/1] (1.36ns)   --->   "%add_ln740_603 = add i10 %sext_ln1171_1320, i10 %sext_ln1171_1323"   --->   Operation 5506 'add' 'add_ln740_603' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5507 [1/1] (0.00ns)   --->   "%sext_ln740_541 = sext i10 %add_ln740_603"   --->   Operation 5507 'sext' 'sext_ln740_541' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5508 [1/1] (1.41ns)   --->   "%add_ln740_604 = add i11 %sext_ln1171_1326, i11 %sext_ln1171_1331"   --->   Operation 5508 'add' 'add_ln740_604' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5509 [1/1] (0.00ns)   --->   "%sext_ln740_542 = sext i11 %add_ln740_604"   --->   Operation 5509 'sext' 'sext_ln740_542' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5510 [1/1] (1.48ns)   --->   "%add_ln740_605 = add i12 %sext_ln740_542, i12 %sext_ln740_541"   --->   Operation 5510 'add' 'add_ln740_605' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5511 [1/1] (0.00ns)   --->   "%sext_ln740_545 = sext i10 %add_ln740_611"   --->   Operation 5511 'sext' 'sext_ln740_545' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5512 [1/1] (1.41ns)   --->   "%add_ln740_612 = add i11 %sext_ln740_545, i11 %sext_ln1171_1336"   --->   Operation 5512 'add' 'add_ln740_612' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5513 [1/1] (1.54ns)   --->   "%add_ln740_613 = add i13 %sext_ln1171_1353, i13 %sext_ln717_208"   --->   Operation 5513 'add' 'add_ln740_613' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5514 [1/1] (1.30ns)   --->   "%add_ln740_616 = add i9 %sext_ln1171_1369, i9 %sext_ln1171_1373"   --->   Operation 5514 'add' 'add_ln740_616' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5515 [1/1] (0.00ns)   --->   "%sext_ln740_548 = sext i9 %add_ln740_616"   --->   Operation 5515 'sext' 'sext_ln740_548' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5516 [1/1] (1.54ns)   --->   "%add_ln740_617 = add i13 %sext_ln740_548, i13 %sext_ln1171_1358"   --->   Operation 5516 'add' 'add_ln740_617' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5517 [1/1] (1.48ns)   --->   "%add_ln740_618 = add i12 %sext_ln1171_1377, i12 %sext_ln717_219"   --->   Operation 5517 'add' 'add_ln740_618' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5518 [1/1] (1.53ns)   --->   "%add_ln740_619 = add i14 %sext_ln717_225, i14 %sext_ln717_229"   --->   Operation 5518 'add' 'add_ln740_619' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5519 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_623 = add i12 %sext_ln1171_1392, i12 %sext_ln1171_1395"   --->   Operation 5519 'add' 'add_ln740_623' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5520 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_624 = add i12 %add_ln740_623, i12 %sext_ln717_230"   --->   Operation 5520 'add' 'add_ln740_624' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5521 [1/1] (1.48ns)   --->   "%add_ln740_625 = add i12 %sext_ln1171_1399, i12 %sext_ln1171_1404"   --->   Operation 5521 'add' 'add_ln740_625' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5522 [1/1] (1.41ns)   --->   "%add_ln740_626 = add i11 %sext_ln717_243, i11 %sext_ln1171_1414"   --->   Operation 5522 'add' 'add_ln740_626' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5523 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_629 = add i12 %sext_ln1171_1421, i12 %sext_ln717_249"   --->   Operation 5523 'add' 'add_ln740_629' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5524 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_630 = add i12 %add_ln740_629, i12 %sext_ln717_245"   --->   Operation 5524 'add' 'add_ln740_630' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5525 [1/1] (0.00ns)   --->   "%sext_ln740_556 = sext i11 %add_ln740_631"   --->   Operation 5525 'sext' 'sext_ln740_556' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5526 [1/1] (0.00ns)   --->   "%sext_ln740_557 = sext i10 %add_ln740_632"   --->   Operation 5526 'sext' 'sext_ln740_557' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5527 [1/1] (1.48ns)   --->   "%add_ln740_633 = add i12 %sext_ln740_557, i12 %sext_ln740_556"   --->   Operation 5527 'add' 'add_ln740_633' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5528 [1/1] (0.00ns)   --->   "%sext_ln740_560 = sext i9 %add_ln740_637"   --->   Operation 5528 'sext' 'sext_ln740_560' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5529 [1/1] (1.36ns)   --->   "%add_ln740_638 = add i10 %sext_ln740_560, i10 %sext_ln1171_1446"   --->   Operation 5529 'add' 'add_ln740_638' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5530 [1/1] (0.00ns)   --->   "%sext_ln740_561 = sext i10 %add_ln740_638"   --->   Operation 5530 'sext' 'sext_ln740_561' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5531 [1/1] (0.00ns)   --->   "%sext_ln740_562 = sext i10 %add_ln740_639"   --->   Operation 5531 'sext' 'sext_ln740_562' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5532 [1/1] (1.41ns)   --->   "%add_ln740_640 = add i11 %sext_ln740_562, i11 %sext_ln1171_1452"   --->   Operation 5532 'add' 'add_ln740_640' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5533 [1/1] (0.00ns)   --->   "%sext_ln740_563 = sext i11 %add_ln740_640"   --->   Operation 5533 'sext' 'sext_ln740_563' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5534 [1/1] (1.48ns)   --->   "%add_ln740_641 = add i12 %sext_ln740_563, i12 %sext_ln740_561"   --->   Operation 5534 'add' 'add_ln740_641' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5535 [1/1] (1.36ns)   --->   "%add_ln740_642 = add i10 %sext_ln1171_1465, i10 %sext_ln1171_1466"   --->   Operation 5535 'add' 'add_ln740_642' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5536 [1/1] (0.00ns)   --->   "%sext_ln740_565 = sext i10 %add_ln740_642"   --->   Operation 5536 'sext' 'sext_ln740_565' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5537 [1/1] (1.41ns)   --->   "%add_ln740_643 = add i11 %sext_ln740_565, i11 %sext_ln1171_1463"   --->   Operation 5537 'add' 'add_ln740_643' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5538 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_644 = add i11 %sext_ln1171_1471, i11 %sext_ln1171_67"   --->   Operation 5538 'add' 'add_ln740_644' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5539 [1/1] (0.00ns)   --->   "%sext_ln740_567 = sext i9 %add_ln740_645"   --->   Operation 5539 'sext' 'sext_ln740_567' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5540 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_646 = add i11 %sext_ln740_567, i11 %add_ln740_644"   --->   Operation 5540 'add' 'add_ln740_646' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5541 [1/1] (0.00ns)   --->   "%sext_ln740_101 = sext i10 %add_ln740_650"   --->   Operation 5541 'sext' 'sext_ln740_101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5542 [1/1] (0.00ns)   --->   "%sext_ln740_104 = sext i10 %add_ln740_653"   --->   Operation 5542 'sext' 'sext_ln740_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5543 [1/1] (1.41ns)   --->   "%add_ln740_654 = add i11 %sext_ln740_104, i11 %sext_ln740_101"   --->   Operation 5543 'add' 'add_ln740_654' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5544 [1/1] (0.00ns)   --->   "%sext_ln740_105 = sext i11 %add_ln740_654"   --->   Operation 5544 'sext' 'sext_ln740_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5545 [1/1] (0.00ns)   --->   "%sext_ln740_106 = sext i9 %add_ln740_655"   --->   Operation 5545 'sext' 'sext_ln740_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5546 [1/1] (0.00ns)   --->   "%sext_ln740_108 = sext i9 %add_ln740_657"   --->   Operation 5546 'sext' 'sext_ln740_108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5547 [1/1] (1.36ns)   --->   "%add_ln740_658 = add i10 %sext_ln740_108, i10 %sext_ln740_106"   --->   Operation 5547 'add' 'add_ln740_658' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5548 [1/1] (0.00ns)   --->   "%sext_ln740_109 = sext i10 %add_ln740_658"   --->   Operation 5548 'sext' 'sext_ln740_109' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5549 [1/1] (1.48ns)   --->   "%add_ln740_659 = add i12 %sext_ln740_109, i12 %sext_ln740_105"   --->   Operation 5549 'add' 'add_ln740_659' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5550 [1/1] (0.00ns)   --->   "%sext_ln740_112 = sext i9 %add_ln740_663"   --->   Operation 5550 'sext' 'sext_ln740_112' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5551 [1/1] (0.00ns)   --->   "%sext_ln740_114 = sext i9 %add_ln740_665"   --->   Operation 5551 'sext' 'sext_ln740_114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5552 [1/1] (1.36ns)   --->   "%add_ln740_666 = add i10 %sext_ln740_114, i10 %sext_ln740_112"   --->   Operation 5552 'add' 'add_ln740_666' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5553 [1/1] (0.00ns)   --->   "%sext_ln740_115 = sext i10 %add_ln740_666"   --->   Operation 5553 'sext' 'sext_ln740_115' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5554 [1/1] (0.00ns)   --->   "%sext_ln740_117 = sext i9 %add_ln740_668"   --->   Operation 5554 'sext' 'sext_ln740_117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5555 [1/1] (0.00ns)   --->   "%sext_ln740_120 = sext i9 %add_ln740_671"   --->   Operation 5555 'sext' 'sext_ln740_120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5556 [1/1] (1.36ns)   --->   "%add_ln740_672 = add i10 %sext_ln740_120, i10 %sext_ln740_117"   --->   Operation 5556 'add' 'add_ln740_672' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5557 [1/1] (0.00ns)   --->   "%sext_ln740_121 = sext i10 %add_ln740_672"   --->   Operation 5557 'sext' 'sext_ln740_121' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5558 [1/1] (1.41ns)   --->   "%add_ln740_673 = add i11 %sext_ln740_121, i11 %sext_ln740_115"   --->   Operation 5558 'add' 'add_ln740_673' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5559 [1/1] (0.00ns)   --->   "%sext_ln740_124 = sext i9 %add_ln740_675"   --->   Operation 5559 'sext' 'sext_ln740_124' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5560 [1/1] (0.00ns)   --->   "%sext_ln740_127 = sext i9 %add_ln740_678"   --->   Operation 5560 'sext' 'sext_ln740_127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5561 [1/1] (1.36ns)   --->   "%add_ln740_679 = add i10 %sext_ln740_127, i10 %sext_ln740_124"   --->   Operation 5561 'add' 'add_ln740_679' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5562 [1/1] (0.00ns)   --->   "%sext_ln740_128 = sext i10 %add_ln740_679"   --->   Operation 5562 'sext' 'sext_ln740_128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5563 [1/1] (0.00ns)   --->   "%sext_ln740_130 = sext i9 %add_ln740_681"   --->   Operation 5563 'sext' 'sext_ln740_130' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5564 [1/1] (0.00ns)   --->   "%sext_ln740_133 = sext i8 %add_ln740_684"   --->   Operation 5564 'sext' 'sext_ln740_133' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5565 [1/1] (1.36ns)   --->   "%add_ln740_685 = add i10 %sext_ln740_133, i10 %sext_ln740_130"   --->   Operation 5565 'add' 'add_ln740_685' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5566 [1/1] (0.00ns)   --->   "%sext_ln740_134 = sext i10 %add_ln740_685"   --->   Operation 5566 'sext' 'sext_ln740_134' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5567 [1/1] (1.41ns)   --->   "%add_ln740_686 = add i11 %sext_ln740_134, i11 %sext_ln740_128"   --->   Operation 5567 'add' 'add_ln740_686' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5568 [1/1] (0.00ns)   --->   "%sext_ln740_138 = sext i8 %add_ln740_689"   --->   Operation 5568 'sext' 'sext_ln740_138' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5569 [1/1] (0.00ns)   --->   "%sext_ln740_139 = sext i8 %add_ln740_690"   --->   Operation 5569 'sext' 'sext_ln740_139' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5570 [1/1] (1.30ns)   --->   "%add_ln740_691 = add i9 %sext_ln740_139, i9 %sext_ln740_138"   --->   Operation 5570 'add' 'add_ln740_691' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5571 [1/1] (0.00ns)   --->   "%sext_ln740_140 = sext i9 %add_ln740_691"   --->   Operation 5571 'sext' 'sext_ln740_140' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5572 [1/1] (0.00ns)   --->   "%sext_ln740_142 = sext i8 %add_ln740_693"   --->   Operation 5572 'sext' 'sext_ln740_142' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5573 [1/1] (0.00ns)   --->   "%sext_ln740_145 = sext i8 %add_ln740_696"   --->   Operation 5573 'sext' 'sext_ln740_145' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5574 [1/1] (1.30ns)   --->   "%add_ln740_697 = add i9 %sext_ln740_145, i9 %sext_ln740_142"   --->   Operation 5574 'add' 'add_ln740_697' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5575 [1/1] (0.00ns)   --->   "%sext_ln740_146 = sext i9 %add_ln740_697"   --->   Operation 5575 'sext' 'sext_ln740_146' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5576 [1/1] (1.36ns)   --->   "%add_ln740_698 = add i10 %sext_ln740_146, i10 %sext_ln740_140"   --->   Operation 5576 'add' 'add_ln740_698' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5577 [1/1] (0.00ns)   --->   "%sext_ln740_149 = sext i8 %add_ln740_700"   --->   Operation 5577 'sext' 'sext_ln740_149' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5578 [1/1] (0.00ns)   --->   "%sext_ln740_152 = sext i8 %add_ln740_703"   --->   Operation 5578 'sext' 'sext_ln740_152' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5579 [1/1] (1.30ns)   --->   "%add_ln740_704 = add i9 %sext_ln740_152, i9 %sext_ln740_149"   --->   Operation 5579 'add' 'add_ln740_704' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5580 [1/1] (0.00ns)   --->   "%sext_ln740_153 = sext i9 %add_ln740_704"   --->   Operation 5580 'sext' 'sext_ln740_153' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5581 [1/1] (0.00ns)   --->   "%sext_ln740_155 = sext i8 %add_ln740_706"   --->   Operation 5581 'sext' 'sext_ln740_155' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5582 [1/1] (0.00ns)   --->   "%sext_ln740_158 = sext i8 %add_ln740_709"   --->   Operation 5582 'sext' 'sext_ln740_158' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5583 [1/1] (1.30ns)   --->   "%add_ln740_710 = add i9 %sext_ln740_158, i9 %sext_ln740_155"   --->   Operation 5583 'add' 'add_ln740_710' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5584 [1/1] (0.00ns)   --->   "%sext_ln740_159 = sext i9 %add_ln740_710"   --->   Operation 5584 'sext' 'sext_ln740_159' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5585 [1/1] (1.36ns)   --->   "%add_ln740_711 = add i10 %sext_ln740_159, i10 %sext_ln740_153"   --->   Operation 5585 'add' 'add_ln740_711' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5586 [1/1] (1.36ns)   --->   "%add_ln740_715 = add i10 %sext_ln717_1, i10 %sext_ln1171_224"   --->   Operation 5586 'add' 'add_ln740_715' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5587 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_717 = add i12 %sext_ln1171_296, i12 %sext_ln42_6"   --->   Operation 5587 'add' 'add_ln740_717' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5588 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_718 = add i12 %add_ln740_717, i12 %sext_ln1171_258"   --->   Operation 5588 'add' 'add_ln740_718' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5589 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_720 = add i14 %sext_ln717_8, i14 %sext_ln717_12"   --->   Operation 5589 'add' 'add_ln740_720' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5590 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_721 = add i14 %add_ln740_720, i14 %sext_ln717_7"   --->   Operation 5590 'add' 'add_ln740_721' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5591 [1/1] (1.41ns)   --->   "%add_ln740_727 = add i11 %sext_ln1171_933, i11 %sext_ln717_19"   --->   Operation 5591 'add' 'add_ln740_727' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5592 [1/1] (1.36ns)   --->   "%add_ln740_729 = add i10 %sext_ln1171_996, i10 %sext_ln38_12"   --->   Operation 5592 'add' 'add_ln740_729' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5593 [1/1] (0.00ns)   --->   "%sext_ln740_578 = sext i10 %add_ln740_729"   --->   Operation 5593 'sext' 'sext_ln740_578' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5594 [1/1] (1.36ns)   --->   "%add_ln740_730 = add i10 %sext_ln38_13, i10 %sext_ln717_27"   --->   Operation 5594 'add' 'add_ln740_730' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5595 [1/1] (0.00ns)   --->   "%sext_ln740_579 = sext i10 %add_ln740_730"   --->   Operation 5595 'sext' 'sext_ln740_579' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5596 [1/1] (1.41ns)   --->   "%add_ln740_731 = add i11 %sext_ln740_579, i11 %sext_ln740_578"   --->   Operation 5596 'add' 'add_ln740_731' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5597 [1/1] (1.48ns)   --->   "%add_ln740_733 = add i12 %sext_ln717_33, i12 %sext_ln717_38"   --->   Operation 5597 'add' 'add_ln740_733' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5598 [1/1] (1.48ns)   --->   "%add_ln740_735 = add i12 %sext_ln1171_1025, i12 %sext_ln1171_1036"   --->   Operation 5598 'add' 'add_ln740_735' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5599 [1/1] (1.48ns)   --->   "%add_ln740_736 = add i12 %sext_ln1171_1041, i12 %sext_ln1171_1042"   --->   Operation 5599 'add' 'add_ln740_736' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5600 [1/1] (1.36ns)   --->   "%add_ln740_743 = add i10 %sext_ln1171_1055, i10 %sext_ln1171_1058"   --->   Operation 5600 'add' 'add_ln740_743' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5601 [1/1] (0.00ns)   --->   "%sext_ln740_588 = sext i10 %add_ln740_743"   --->   Operation 5601 'sext' 'sext_ln740_588' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5602 [1/1] (0.00ns)   --->   "%sext_ln740_589 = sext i10 %add_ln740_744"   --->   Operation 5602 'sext' 'sext_ln740_589' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5603 [1/1] (1.41ns)   --->   "%add_ln740_745 = add i11 %sext_ln740_589, i11 %sext_ln740_588"   --->   Operation 5603 'add' 'add_ln740_745' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5604 [1/1] (1.48ns)   --->   "%add_ln740_747 = add i12 %sext_ln1171_1071, i12 %sext_ln1171_1073"   --->   Operation 5604 'add' 'add_ln740_747' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5605 [1/1] (1.31ns)   --->   "%add_ln740_749 = add i8 %sext_ln717_53, i8 %sext_ln1171_1074"   --->   Operation 5605 'add' 'add_ln740_749' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5606 [1/1] (1.48ns)   --->   "%add_ln740_754 = add i12 %sext_ln717_59, i12 %sext_ln1171_1091"   --->   Operation 5606 'add' 'add_ln740_754' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5607 [1/1] (1.54ns)   --->   "%add_ln740_756 = add i13 %sext_ln1171_1095, i13 %sext_ln38_43"   --->   Operation 5607 'add' 'add_ln740_756' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5608 [1/1] (1.41ns)   --->   "%add_ln740_757 = add i11 %sext_ln1171_1103, i11 %sext_ln1171_1104"   --->   Operation 5608 'add' 'add_ln740_757' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_762 = add i12 %sext_ln1171_1128, i12 %sext_ln1171_1131"   --->   Operation 5609 'add' 'add_ln740_762' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5610 [1/1] (0.00ns)   --->   "%sext_ln740_601 = sext i9 %add_ln740_763"   --->   Operation 5610 'sext' 'sext_ln740_601' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5611 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_764 = add i12 %sext_ln740_601, i12 %add_ln740_762"   --->   Operation 5611 'add' 'add_ln740_764' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5612 [1/1] (1.48ns)   --->   "%add_ln740_771 = add i12 %sext_ln1171_1142, i12 %sext_ln1171_1143"   --->   Operation 5612 'add' 'add_ln740_771' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5613 [1/1] (1.48ns)   --->   "%add_ln740_772 = add i12 %sext_ln1171_1146, i12 %sext_ln1171_1151"   --->   Operation 5613 'add' 'add_ln740_772' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5614 [1/1] (1.36ns)   --->   "%add_ln740_775 = add i10 %sext_ln1171_1156, i10 %sext_ln717_100"   --->   Operation 5614 'add' 'add_ln740_775' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5615 [1/1] (0.00ns)   --->   "%sext_ln740_607 = sext i10 %add_ln740_775"   --->   Operation 5615 'sext' 'sext_ln740_607' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5616 [1/1] (1.41ns)   --->   "%add_ln740_776 = add i11 %sext_ln740_607, i11 %sext_ln717_99"   --->   Operation 5616 'add' 'add_ln740_776' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5617 [1/1] (1.41ns)   --->   "%add_ln740_777 = add i11 %sext_ln1171_1157, i11 %sext_ln717_104"   --->   Operation 5617 'add' 'add_ln740_777' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5618 [1/1] (1.48ns)   --->   "%add_ln740_778 = add i12 %sext_ln717_106, i12 %sext_ln1171_1166"   --->   Operation 5618 'add' 'add_ln740_778' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5619 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_782 = add i13 %sext_ln1171_1170, i13 %sext_ln717_113"   --->   Operation 5619 'add' 'add_ln740_782' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5620 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_783 = add i13 %add_ln740_782, i13 %sext_ln1171_1168"   --->   Operation 5620 'add' 'add_ln740_783' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5621 [1/1] (0.00ns)   --->   "%sext_ln740_613 = sext i9 %add_ln740_784"   --->   Operation 5621 'sext' 'sext_ln740_613' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5622 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_785 = add i14 %sext_ln717_117, i14 %sext_ln717_120"   --->   Operation 5622 'add' 'add_ln740_785' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5623 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_786 = add i14 %add_ln740_785, i14 %sext_ln740_613"   --->   Operation 5623 'add' 'add_ln740_786' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5624 [1/1] (1.41ns)   --->   "%add_ln740_788 = add i11 %sext_ln1171_1184, i11 %sext_ln42_33"   --->   Operation 5624 'add' 'add_ln740_788' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5625 [1/1] (0.00ns)   --->   "%sext_ln740_614 = sext i11 %add_ln740_788"   --->   Operation 5625 'sext' 'sext_ln740_614' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5626 [1/1] (1.48ns)   --->   "%add_ln740_789 = add i12 %sext_ln740_614, i12 %sext_ln1171_1180"   --->   Operation 5626 'add' 'add_ln740_789' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5627 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_790 = add i11 %sext_ln717_127, i11 %sext_ln42_34"   --->   Operation 5627 'add' 'add_ln740_790' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5628 [1/1] (0.00ns)   --->   "%sext_ln740_616 = sext i10 %add_ln740_791"   --->   Operation 5628 'sext' 'sext_ln740_616' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5629 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_792 = add i11 %sext_ln740_616, i11 %add_ln740_790"   --->   Operation 5629 'add' 'add_ln740_792' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5630 [1/1] (1.36ns)   --->   "%add_ln740_796 = add i10 %sext_ln1171_1204, i10 %sext_ln1171_1207"   --->   Operation 5630 'add' 'add_ln740_796' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5631 [1/1] (0.00ns)   --->   "%sext_ln740_619 = sext i10 %add_ln740_796"   --->   Operation 5631 'sext' 'sext_ln740_619' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5632 [1/1] (1.41ns)   --->   "%add_ln740_797 = add i11 %sext_ln740_619, i11 %sext_ln42_35"   --->   Operation 5632 'add' 'add_ln740_797' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5633 [1/1] (1.41ns)   --->   "%add_ln740_799 = add i11 %sext_ln717_140, i11 %sext_ln1171_1219"   --->   Operation 5633 'add' 'add_ln740_799' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5634 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_802 = add i10 %sext_ln717_144, i10 %sext_ln717_146"   --->   Operation 5634 'add' 'add_ln740_802' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5635 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_803 = add i10 %add_ln740_802, i10 %sext_ln1171_1221"   --->   Operation 5635 'add' 'add_ln740_803' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5636 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_804 = add i12 %sext_ln1171_1228, i12 %sext_ln1171_1230"   --->   Operation 5636 'add' 'add_ln740_804' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5637 [1/1] (0.00ns)   --->   "%sext_ln740_624 = sext i11 %add_ln740_805"   --->   Operation 5637 'sext' 'sext_ln740_624' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5638 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_806 = add i12 %sext_ln740_624, i12 %add_ln740_804"   --->   Operation 5638 'add' 'add_ln740_806' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5639 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_809 = add i13 %sext_ln1171_1243, i13 %sext_ln1171_1247"   --->   Operation 5639 'add' 'add_ln740_809' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5640 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_810 = add i13 %add_ln740_809, i13 %sext_ln1171_1241"   --->   Operation 5640 'add' 'add_ln740_810' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5641 [1/1] (1.48ns)   --->   "%add_ln740_811 = add i12 %sext_ln717_168, i12 %sext_ln1171_1254"   --->   Operation 5641 'add' 'add_ln740_811' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5642 [1/1] (1.48ns)   --->   "%add_ln740_812 = add i12 %sext_ln42_40, i12 %sext_ln1171_1258"   --->   Operation 5642 'add' 'add_ln740_812' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5643 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_815 = add i11 %sext_ln717_174, i11 %sext_ln1171_1268"   --->   Operation 5643 'add' 'add_ln740_815' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5644 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_816 = add i11 %add_ln740_815, i11 %sext_ln38_100"   --->   Operation 5644 'add' 'add_ln740_816' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5645 [1/1] (0.00ns)   --->   "%sext_ln740_632 = sext i11 %add_ln740_817"   --->   Operation 5645 'sext' 'sext_ln740_632' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5646 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_818 = add i12 %sext_ln1171_1277, i12 %sext_ln1171_1281"   --->   Operation 5646 'add' 'add_ln740_818' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5647 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_819 = add i12 %add_ln740_818, i12 %sext_ln740_632"   --->   Operation 5647 'add' 'add_ln740_819' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5648 [1/1] (1.48ns)   --->   "%add_ln740_825 = add i12 %sext_ln717_179, i12 %sext_ln1171_1293"   --->   Operation 5648 'add' 'add_ln740_825' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5649 [1/1] (1.48ns)   --->   "%add_ln740_828 = add i12 %sext_ln1171_1305, i12 %sext_ln717_190"   --->   Operation 5649 'add' 'add_ln740_828' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5650 [1/1] (1.31ns)   --->   "%add_ln740_831 = add i8 %sext_ln1171_1315, i8 %sext_ln1171_1318"   --->   Operation 5650 'add' 'add_ln740_831' <Predicate = true> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5651 [1/1] (1.41ns)   --->   "%add_ln740_833 = add i11 %sext_ln1171_1324, i11 %sext_ln1171_1329"   --->   Operation 5651 'add' 'add_ln740_833' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5652 [1/1] (0.00ns)   --->   "%sext_ln740_639 = sext i11 %add_ln740_833"   --->   Operation 5652 'sext' 'sext_ln740_639' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5653 [1/1] (0.00ns)   --->   "%sext_ln740_640 = sext i11 %add_ln740_834"   --->   Operation 5653 'sext' 'sext_ln740_640' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5654 [1/1] (1.48ns)   --->   "%add_ln740_835 = add i12 %sext_ln740_640, i12 %sext_ln740_639"   --->   Operation 5654 'add' 'add_ln740_835' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5655 [1/1] (1.41ns)   --->   "%add_ln740_838 = add i11 %sext_ln1171_1343, i11 %sext_ln717_200"   --->   Operation 5655 'add' 'add_ln740_838' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5656 [1/1] (0.00ns)   --->   "%sext_ln740_644 = sext i8 %add_ln740_840"   --->   Operation 5656 'sext' 'sext_ln740_644' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5657 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_841 = add i11 %sext_ln42_45, i11 %sext_ln38_125"   --->   Operation 5657 'add' 'add_ln740_841' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5658 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_842 = add i11 %add_ln740_841, i11 %sext_ln740_644"   --->   Operation 5658 'add' 'add_ln740_842' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5659 [1/1] (0.00ns)   --->   "%sext_ln740_647 = sext i10 %add_ln740_844"   --->   Operation 5659 'sext' 'sext_ln740_647' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5660 [1/1] (1.41ns)   --->   "%add_ln740_845 = add i11 %sext_ln740_647, i11 %sext_ln1171_1356"   --->   Operation 5660 'add' 'add_ln740_845' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5661 [1/1] (1.41ns)   --->   "%add_ln740_846 = add i11 %sext_ln1171_1366, i11 %sext_ln1171_1370"   --->   Operation 5661 'add' 'add_ln740_846' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5662 [1/1] (1.36ns)   --->   "%add_ln740_847 = add i10 %sext_ln717_215, i10 %sext_ln717_216"   --->   Operation 5662 'add' 'add_ln740_847' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5663 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_852 = add i10 %sext_ln42_49, i10 %sext_ln717_228"   --->   Operation 5663 'add' 'add_ln740_852' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5664 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_853 = add i10 %add_ln740_852, i10 %sext_ln1171_1381"   --->   Operation 5664 'add' 'add_ln740_853' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5665 [1/1] (0.00ns)   --->   "%sext_ln740_654 = sext i10 %add_ln740_854"   --->   Operation 5665 'sext' 'sext_ln740_654' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5666 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_855 = add i12 %sext_ln1171_1393, i12 %sext_ln717_233"   --->   Operation 5666 'add' 'add_ln740_855' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5667 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_856 = add i12 %add_ln740_855, i12 %sext_ln740_654"   --->   Operation 5667 'add' 'add_ln740_856' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5668 [1/1] (1.41ns)   --->   "%add_ln740_858 = add i11 %sext_ln1171_1400, i11 %sext_ln1171_1402"   --->   Operation 5668 'add' 'add_ln740_858' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5669 [1/1] (0.00ns)   --->   "%sext_ln740_657 = sext i11 %add_ln740_858"   --->   Operation 5669 'sext' 'sext_ln740_657' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5670 [1/1] (1.48ns)   --->   "%add_ln740_859 = add i12 %sext_ln740_657, i12 %sext_ln717_235"   --->   Operation 5670 'add' 'add_ln740_859' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5671 [1/1] (1.48ns)   --->   "%add_ln740_860 = add i12 %sext_ln1171_1405, i12 %sext_ln717_239"   --->   Operation 5671 'add' 'add_ln740_860' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5672 [1/1] (1.48ns)   --->   "%add_ln740_861 = add i12 %sext_ln717_240, i12 %sext_ln717_241"   --->   Operation 5672 'add' 'add_ln740_861' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_865 = add i12 %sext_ln1171_1412, i12 %sext_ln1171_1415"   --->   Operation 5673 'add' 'add_ln740_865' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5674 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_866 = add i12 %add_ln740_865, i12 %sext_ln1171_1409"   --->   Operation 5674 'add' 'add_ln740_866' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5675 [1/1] (1.36ns)   --->   "%add_ln740_868 = add i10 %sext_ln42_55, i10 %sext_ln1171_1427"   --->   Operation 5675 'add' 'add_ln740_868' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5676 [1/1] (1.48ns)   --->   "%add_ln740_871 = add i12 %sext_ln1171_1434, i12 %sext_ln1171_1438"   --->   Operation 5676 'add' 'add_ln740_871' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5677 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_873 = add i12 %sext_ln1171_1442, i12 %sext_ln38_147"   --->   Operation 5677 'add' 'add_ln740_873' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5678 [1/1] (0.00ns)   --->   "%sext_ln740_669 = sext i11 %add_ln740_874"   --->   Operation 5678 'sext' 'sext_ln740_669' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5679 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_875 = add i12 %sext_ln740_669, i12 %add_ln740_873"   --->   Operation 5679 'add' 'add_ln740_875' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_880 = add i14 %sext_ln717_259, i14 %sext_ln717_261"   --->   Operation 5680 'add' 'add_ln740_880' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5681 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_881 = add i14 %add_ln740_880, i14 %sext_ln717_258"   --->   Operation 5681 'add' 'add_ln740_881' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5682 [1/1] (0.00ns)   --->   "%sext_ln740_671 = sext i11 %add_ln740_882"   --->   Operation 5682 'sext' 'sext_ln740_671' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5683 [1/1] (0.00ns)   --->   "%sext_ln740_672 = sext i11 %add_ln740_883"   --->   Operation 5683 'sext' 'sext_ln740_672' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5684 [1/1] (1.48ns)   --->   "%add_ln740_884 = add i12 %sext_ln740_672, i12 %sext_ln740_671"   --->   Operation 5684 'add' 'add_ln740_884' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5685 [1/1] (1.54ns)   --->   "%add_ln740_886 = add i13 %sext_ln1171_1468, i13 %sext_ln1171_1472"   --->   Operation 5685 'add' 'add_ln740_886' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5686 [1/1] (0.00ns)   --->   "%sext_ln740_172 = sext i9 %add_ln740_900"   --->   Operation 5686 'sext' 'sext_ln740_172' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5687 [1/1] (0.00ns)   --->   "%sext_ln740_174 = sext i9 %add_ln740_902"   --->   Operation 5687 'sext' 'sext_ln740_174' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5688 [1/1] (1.36ns)   --->   "%add_ln740_903 = add i10 %sext_ln740_174, i10 %sext_ln740_172"   --->   Operation 5688 'add' 'add_ln740_903' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5689 [1/1] (0.00ns)   --->   "%sext_ln740_177 = sext i9 %add_ln740_906"   --->   Operation 5689 'sext' 'sext_ln740_177' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5690 [1/1] (0.00ns)   --->   "%sext_ln740_180 = sext i9 %add_ln740_909"   --->   Operation 5690 'sext' 'sext_ln740_180' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5691 [1/1] (1.36ns)   --->   "%add_ln740_910 = add i10 %sext_ln740_180, i10 %sext_ln740_177"   --->   Operation 5691 'add' 'add_ln740_910' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5692 [1/1] (0.00ns)   --->   "%sext_ln740_181 = sext i10 %add_ln740_910"   --->   Operation 5692 'sext' 'sext_ln740_181' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5693 [1/1] (0.00ns)   --->   "%sext_ln740_183 = sext i9 %add_ln740_912"   --->   Operation 5693 'sext' 'sext_ln740_183' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5694 [1/1] (0.00ns)   --->   "%sext_ln740_186 = sext i8 %add_ln740_915"   --->   Operation 5694 'sext' 'sext_ln740_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5695 [1/1] (1.36ns)   --->   "%add_ln740_916 = add i10 %sext_ln740_186, i10 %sext_ln740_183"   --->   Operation 5695 'add' 'add_ln740_916' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5696 [1/1] (0.00ns)   --->   "%sext_ln740_187 = sext i10 %add_ln740_916"   --->   Operation 5696 'sext' 'sext_ln740_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5697 [1/1] (1.41ns)   --->   "%add_ln740_917 = add i11 %sext_ln740_187, i11 %sext_ln740_181"   --->   Operation 5697 'add' 'add_ln740_917' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5698 [1/1] (0.00ns)   --->   "%sext_ln740_190 = sext i8 %add_ln740_919"   --->   Operation 5698 'sext' 'sext_ln740_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5699 [1/1] (0.00ns)   --->   "%sext_ln740_193 = sext i8 %add_ln740_922"   --->   Operation 5699 'sext' 'sext_ln740_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5700 [1/1] (1.30ns)   --->   "%add_ln740_923 = add i9 %sext_ln740_193, i9 %sext_ln740_190"   --->   Operation 5700 'add' 'add_ln740_923' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5701 [1/1] (0.00ns)   --->   "%sext_ln740_194 = sext i9 %add_ln740_923"   --->   Operation 5701 'sext' 'sext_ln740_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5702 [1/1] (0.00ns)   --->   "%sext_ln740_196 = sext i8 %add_ln740_925"   --->   Operation 5702 'sext' 'sext_ln740_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5703 [1/1] (0.00ns)   --->   "%sext_ln740_199 = sext i8 %add_ln740_928"   --->   Operation 5703 'sext' 'sext_ln740_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5704 [1/1] (1.30ns)   --->   "%add_ln740_929 = add i9 %sext_ln740_199, i9 %sext_ln740_196"   --->   Operation 5704 'add' 'add_ln740_929' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5705 [1/1] (0.00ns)   --->   "%sext_ln740_200 = sext i9 %add_ln740_929"   --->   Operation 5705 'sext' 'sext_ln740_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5706 [1/1] (1.36ns)   --->   "%add_ln740_930 = add i10 %sext_ln740_200, i10 %sext_ln740_194"   --->   Operation 5706 'add' 'add_ln740_930' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5707 [1/1] (1.41ns)   --->   "%add_ln740_934 = add i11 %sext_ln1171_240, i11 %sext_ln38_1"   --->   Operation 5707 'add' 'add_ln740_934' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5708 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_936 = add i13 %sext_ln1171_400, i13 %sext_ln1171_526"   --->   Operation 5708 'add' 'add_ln740_936' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5709 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_937 = add i13 %add_ln740_936, i13 %sext_ln1171_299"   --->   Operation 5709 'add' 'add_ln740_937' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5710 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_939 = add i11 %sext_ln38_6, i11 %sext_ln38_8"   --->   Operation 5710 'add' 'add_ln740_939' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5711 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_940 = add i11 %add_ln740_939, i11 %sext_ln38_5"   --->   Operation 5711 'add' 'add_ln740_940' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5712 [1/1] (1.54ns)   --->   "%add_ln740_941 = add i13 %sext_ln38_9, i13 %sext_ln1171_959"   --->   Operation 5712 'add' 'add_ln740_941' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5713 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_945 = add i14 %sext_ln717_23, i14 %sext_ln717_25"   --->   Operation 5713 'add' 'add_ln740_945' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5714 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_946 = add i14 %add_ln740_945, i14 %sext_ln717_18"   --->   Operation 5714 'add' 'add_ln740_946' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5715 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_947 = add i10 %sext_ln38_16, i10 %sext_ln1171_1017"   --->   Operation 5715 'add' 'add_ln740_947' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5716 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_948 = add i10 %add_ln740_947, i10 %sext_ln38_12"   --->   Operation 5716 'add' 'add_ln740_948' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5717 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_950 = add i11 %sext_ln1171_1027, i11 %sext_ln1171_1037"   --->   Operation 5717 'add' 'add_ln740_950' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5718 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_951 = add i11 %add_ln740_950, i11 %sext_ln38_20"   --->   Operation 5718 'add' 'add_ln740_951' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5719 [1/1] (1.48ns)   --->   "%add_ln740_952 = add i12 %sext_ln717_39, i12 %sext_ln1171_1043"   --->   Operation 5719 'add' 'add_ln740_952' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5720 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_958 = add i10 %sext_ln38_27, i10 %sext_ln38_28"   --->   Operation 5720 'add' 'add_ln740_958' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5721 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_959 = add i10 %add_ln740_958, i10 %sext_ln1171_1053"   --->   Operation 5721 'add' 'add_ln740_959' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5722 [1/1] (1.48ns)   --->   "%add_ln740_960 = add i12 %sext_ln717_50, i12 %sext_ln717_51"   --->   Operation 5722 'add' 'add_ln740_960' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_963 = add i13 %sext_ln1171_1083, i13 %sext_ln1171_1088"   --->   Operation 5723 'add' 'add_ln740_963' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5724 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_964 = add i13 %add_ln740_963, i13 %sext_ln38_35"   --->   Operation 5724 'add' 'add_ln740_964' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5725 [1/1] (1.48ns)   --->   "%add_ln740_965 = add i12 %sext_ln1171_1092, i12 %sext_ln1171_1096"   --->   Operation 5725 'add' 'add_ln740_965' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5726 [1/1] (1.36ns)   --->   "%add_ln740_966 = add i10 %sext_ln42_24, i10 %sext_ln38_42"   --->   Operation 5726 'add' 'add_ln740_966' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5727 [1/1] (1.41ns)   --->   "%add_ln740_970 = add i11 %sext_ln1171_1105, i11 %sext_ln1171_1110"   --->   Operation 5727 'add' 'add_ln740_970' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5728 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_972 = add i11 %sext_ln1171_1113, i11 %sext_ln1171_1118"   --->   Operation 5728 'add' 'add_ln740_972' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5729 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_973 = add i11 %add_ln740_972, i11 %sext_ln717_65"   --->   Operation 5729 'add' 'add_ln740_973' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5730 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_975 = add i13 %sext_ln1171_1123, i13 %sext_ln38_49"   --->   Operation 5730 'add' 'add_ln740_975' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5731 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_976 = add i13 %add_ln740_975, i13 %sext_ln1171_1120"   --->   Operation 5731 'add' 'add_ln740_976' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5732 [1/1] (1.54ns)   --->   "%add_ln740_977 = add i13 %sext_ln1171_1129, i13 %sext_ln1171_1132"   --->   Operation 5732 'add' 'add_ln740_977' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5733 [1/1] (1.41ns)   --->   "%add_ln740_978 = add i11 %sext_ln1171_1133, i11 %sext_ln717_84"   --->   Operation 5733 'add' 'add_ln740_978' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5734 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_984 = add i13 %sext_ln1171_1141, i13 %sext_ln38_57"   --->   Operation 5734 'add' 'add_ln740_984' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5735 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_985 = add i13 %add_ln740_984, i13 %sext_ln1171_1138"   --->   Operation 5735 'add' 'add_ln740_985' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5736 [1/1] (1.36ns)   --->   "%add_ln740_986 = add i10 %sext_ln1171_1147, i10 %sext_ln38_60"   --->   Operation 5736 'add' 'add_ln740_986' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5737 [1/1] (0.00ns)   --->   "%sext_ln740_699 = sext i10 %add_ln740_986"   --->   Operation 5737 'sext' 'sext_ln740_699' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5738 [1/1] (1.54ns)   --->   "%add_ln740_987 = add i13 %sext_ln740_699, i13 %sext_ln1171_1144"   --->   Operation 5738 'add' 'add_ln740_987' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5739 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_991 = add i12 %sext_ln42_30, i12 %sext_ln1171_1169"   --->   Operation 5739 'add' 'add_ln740_991' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5740 [1/1] (0.00ns)   --->   "%sext_ln740_703 = sext i8 %add_ln740_992"   --->   Operation 5740 'sext' 'sext_ln740_703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5741 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_993 = add i12 %sext_ln740_703, i12 %add_ln740_991"   --->   Operation 5741 'add' 'add_ln740_993' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5742 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_996 = add i12 %sext_ln1171_1185, i12 %sext_ln717_126"   --->   Operation 5742 'add' 'add_ln740_996' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5743 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_997 = add i12 %add_ln740_996, i12 %sext_ln38_67"   --->   Operation 5743 'add' 'add_ln740_997' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5744 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_998 = add i11 %sext_ln38_73, i11 %sext_ln1171_1194"   --->   Operation 5744 'add' 'add_ln740_998' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5745 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_999 = add i11 %add_ln740_998, i11 %sext_ln38_70"   --->   Operation 5745 'add' 'add_ln740_999' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5746 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1001 = add i13 %sext_ln38_77, i13 %sext_ln1171_1208"   --->   Operation 5746 'add' 'add_ln740_1001' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5747 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1002 = add i13 %add_ln740_1001, i13 %sext_ln38_76"   --->   Operation 5747 'add' 'add_ln740_1002' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5748 [1/1] (1.48ns)   --->   "%add_ln740_1004 = add i12 %sext_ln1171_1215, i12 %sext_ln38_82"   --->   Operation 5748 'add' 'add_ln740_1004' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1009 = add i11 %sext_ln38_86, i11 %sext_ln42_36"   --->   Operation 5749 'add' 'add_ln740_1009' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5750 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1010 = add i11 %add_ln740_1009, i11 %sext_ln38_84"   --->   Operation 5750 'add' 'add_ln740_1010' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5751 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1014 = add i12 %sext_ln717_157, i12 %sext_ln717_159"   --->   Operation 5751 'add' 'add_ln740_1014' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5752 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_1015 = add i12 %add_ln740_1014, i12 %sext_ln1171_1229"   --->   Operation 5752 'add' 'add_ln740_1015' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5753 [1/1] (1.48ns)   --->   "%add_ln740_1016 = add i12 %sext_ln1171_1235, i12 %sext_ln1171_1237"   --->   Operation 5753 'add' 'add_ln740_1016' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5754 [1/1] (1.48ns)   --->   "%add_ln740_1021 = add i12 %sext_ln717_166, i12 %sext_ln1171_1248"   --->   Operation 5754 'add' 'add_ln740_1021' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5755 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1023 = add i13 %sext_ln1171_1259, i13 %sext_ln38_99"   --->   Operation 5755 'add' 'add_ln740_1023' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5756 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1024 = add i13 %add_ln740_1023, i13 %sext_ln1171_1253"   --->   Operation 5756 'add' 'add_ln740_1024' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5757 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1026 = add i11 %sext_ln1171_1264, i11 %sext_ln38_102"   --->   Operation 5757 'add' 'add_ln740_1026' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5758 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1027 = add i11 %add_ln740_1026, i11 %sext_ln1171_1262"   --->   Operation 5758 'add' 'add_ln740_1027' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5759 [1/1] (0.00ns)   --->   "%sext_ln740_723 = sext i11 %add_ln740_1028"   --->   Operation 5759 'sext' 'sext_ln740_723' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5760 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1029 = add i13 %sext_ln1171_1282, i13 %sext_ln717_181"   --->   Operation 5760 'add' 'add_ln740_1029' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5761 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1030 = add i13 %add_ln740_1029, i13 %sext_ln740_723"   --->   Operation 5761 'add' 'add_ln740_1030' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5762 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1036 = add i13 %sext_ln1171_1298, i13 %sext_ln717_186"   --->   Operation 5762 'add' 'add_ln740_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5763 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1037 = add i13 %add_ln740_1036, i13 %sext_ln717_184"   --->   Operation 5763 'add' 'add_ln740_1037' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5764 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1038 = add i12 %sext_ln717_188, i12 %sext_ln1171_1313"   --->   Operation 5764 'add' 'add_ln740_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5765 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_1039 = add i12 %add_ln740_1038, i12 %sext_ln1171_1306"   --->   Operation 5765 'add' 'add_ln740_1039' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5766 [1/1] (1.48ns)   --->   "%add_ln740_1041 = add i12 %sext_ln1171_1319, i12 %sext_ln1171_1321"   --->   Operation 5766 'add' 'add_ln740_1041' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5767 [1/1] (1.36ns)   --->   "%add_ln740_1043 = add i10 %sext_ln1171_1327, i10 %sext_ln1171_1333"   --->   Operation 5767 'add' 'add_ln740_1043' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5768 [1/1] (0.00ns)   --->   "%sext_ln740_728 = sext i10 %add_ln740_1043"   --->   Operation 5768 'sext' 'sext_ln740_728' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5769 [1/1] (1.41ns)   --->   "%add_ln740_1044 = add i11 %sext_ln740_728, i11 %sext_ln1171_1325"   --->   Operation 5769 'add' 'add_ln740_1044' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5770 [1/1] (1.54ns)   --->   "%add_ln740_1047 = add i13 %sext_ln1171_1344, i13 %sext_ln717_202"   --->   Operation 5770 'add' 'add_ln740_1047' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5771 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1049 = add i11 %sext_ln1171_1349, i11 %sext_ln38_126"   --->   Operation 5771 'add' 'add_ln740_1049' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5772 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1050 = add i11 %add_ln740_1049, i11 %sext_ln717_203"   --->   Operation 5772 'add' 'add_ln740_1050' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5773 [1/1] (0.00ns)   --->   "%sext_ln740_733 = sext i11 %add_ln740_1052"   --->   Operation 5773 'sext' 'sext_ln740_733' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5774 [1/1] (1.54ns)   --->   "%add_ln740_1053 = add i13 %sext_ln740_733, i13 %sext_ln1171_1355"   --->   Operation 5774 'add' 'add_ln740_1053' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5775 [1/1] (1.48ns)   --->   "%add_ln740_1054 = add i12 %sext_ln1171_1362, i12 %sext_ln38_130"   --->   Operation 5775 'add' 'add_ln740_1054' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5776 [1/1] (1.54ns)   --->   "%add_ln740_1055 = add i13 %sext_ln1171_1371, i13 %sext_ln717_213"   --->   Operation 5776 'add' 'add_ln740_1055' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5777 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1060 = add i12 %sext_ln38_132, i12 %sext_ln1171_1380"   --->   Operation 5777 'add' 'add_ln740_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5778 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_1061 = add i12 %add_ln740_1060, i12 %sext_ln717_214"   --->   Operation 5778 'add' 'add_ln740_1061' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5779 [1/1] (1.48ns)   --->   "%add_ln740_1062 = add i12 %sext_ln38_135, i12 %sext_ln1171_1388"   --->   Operation 5779 'add' 'add_ln740_1062' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5780 [1/1] (1.41ns)   --->   "%add_ln740_1065 = add i11 %sext_ln1171_1394, i11 %sext_ln1171_1396"   --->   Operation 5780 'add' 'add_ln740_1065' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5781 [1/1] (0.00ns)   --->   "%sext_ln740_740 = sext i11 %add_ln740_1065"   --->   Operation 5781 'sext' 'sext_ln740_740' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5782 [1/1] (1.48ns)   --->   "%add_ln740_1066 = add i12 %sext_ln740_740, i12 %sext_ln42_50"   --->   Operation 5782 'add' 'add_ln740_1066' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5783 [1/1] (1.36ns)   --->   "%add_ln740_1068 = add i10 %sext_ln42_51, i10 %sext_ln1171_1406"   --->   Operation 5783 'add' 'add_ln740_1068' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5784 [1/1] (1.48ns)   --->   "%add_ln740_1072 = add i12 %sext_ln38_141, i12 %sext_ln1171_1416"   --->   Operation 5784 'add' 'add_ln740_1072' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5785 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1074 = add i13 %sext_ln717_248, i13 %sext_ln1171_1432"   --->   Operation 5785 'add' 'add_ln740_1074' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5786 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1075 = add i13 %add_ln740_1074, i13 %sext_ln717_246"   --->   Operation 5786 'add' 'add_ln740_1075' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5787 [1/1] (1.41ns)   --->   "%add_ln740_1077 = add i11 %sext_ln717_251, i11 %sext_ln38_145"   --->   Operation 5787 'add' 'add_ln740_1077' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5788 [1/1] (0.00ns)   --->   "%sext_ln740_748 = sext i11 %add_ln740_1077"   --->   Operation 5788 'sext' 'sext_ln740_748' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5789 [1/1] (1.48ns)   --->   "%add_ln740_1078 = add i12 %sext_ln740_748, i12 %sext_ln42_58"   --->   Operation 5789 'add' 'add_ln740_1078' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5790 [1/1] (1.41ns)   --->   "%add_ln740_1079 = add i11 %sext_ln38_146, i11 %sext_ln42_60"   --->   Operation 5790 'add' 'add_ln740_1079' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5791 [1/1] (0.00ns)   --->   "%sext_ln740_750 = sext i11 %add_ln740_1079"   --->   Operation 5791 'sext' 'sext_ln740_750' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5792 [1/1] (1.41ns)   --->   "%add_ln740_1080 = add i11 %sext_ln38_149, i11 %sext_ln717_257"   --->   Operation 5792 'add' 'add_ln740_1080' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5793 [1/1] (0.00ns)   --->   "%sext_ln740_751 = sext i11 %add_ln740_1080"   --->   Operation 5793 'sext' 'sext_ln740_751' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5794 [1/1] (1.48ns)   --->   "%add_ln740_1081 = add i12 %sext_ln740_751, i12 %sext_ln740_750"   --->   Operation 5794 'add' 'add_ln740_1081' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5795 [1/1] (0.00ns)   --->   "%sext_ln740_754 = sext i11 %add_ln740_1086"   --->   Operation 5795 'sext' 'sext_ln740_754' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5796 [1/1] (1.54ns)   --->   "%add_ln740_1087 = add i13 %sext_ln740_754, i13 %sext_ln1171_1453"   --->   Operation 5796 'add' 'add_ln740_1087' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5797 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1088 = add i13 %sext_ln717_266, i13 %sext_ln38_156"   --->   Operation 5797 'add' 'add_ln740_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5798 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1089 = add i13 %add_ln740_1088, i13 %sext_ln38_155"   --->   Operation 5798 'add' 'add_ln740_1089' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5799 [1/1] (1.48ns)   --->   "%add_ln740_1091 = add i12 %sext_ln1171_1467, i12 %sext_ln38_160"   --->   Operation 5799 'add' 'add_ln740_1091' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5800 [1/1] (0.00ns)   --->   "%sext_ln740_758 = sext i10 %add_ln740_1093"   --->   Operation 5800 'sext' 'sext_ln740_758' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5801 [1/1] (0.00ns)   --->   "%sext_ln740_759 = sext i9 %add_ln740_1094"   --->   Operation 5801 'sext' 'sext_ln740_759' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5802 [1/1] (1.41ns)   --->   "%add_ln740_1095 = add i11 %sext_ln740_759, i11 %sext_ln740_758"   --->   Operation 5802 'add' 'add_ln740_1095' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5803 [1/1] (0.00ns)   --->   "%sext_ln740_205 = sext i10 %add_ln740_1099"   --->   Operation 5803 'sext' 'sext_ln740_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5804 [1/1] (0.00ns)   --->   "%sext_ln740_207 = sext i10 %add_ln740_1101"   --->   Operation 5804 'sext' 'sext_ln740_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5805 [1/1] (1.41ns)   --->   "%add_ln740_1102 = add i11 %sext_ln740_207, i11 %sext_ln740_205"   --->   Operation 5805 'add' 'add_ln740_1102' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5806 [1/1] (0.00ns)   --->   "%sext_ln740_208 = sext i11 %add_ln740_1102"   --->   Operation 5806 'sext' 'sext_ln740_208' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5807 [1/1] (0.00ns)   --->   "%sext_ln740_210 = sext i9 %add_ln740_1104"   --->   Operation 5807 'sext' 'sext_ln740_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5808 [1/1] (0.00ns)   --->   "%sext_ln740_213 = sext i9 %add_ln740_1107"   --->   Operation 5808 'sext' 'sext_ln740_213' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5809 [1/1] (1.36ns)   --->   "%add_ln740_1108 = add i10 %sext_ln740_213, i10 %sext_ln740_210"   --->   Operation 5809 'add' 'add_ln740_1108' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5810 [1/1] (0.00ns)   --->   "%sext_ln740_214 = sext i10 %add_ln740_1108"   --->   Operation 5810 'sext' 'sext_ln740_214' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5811 [1/1] (1.48ns)   --->   "%add_ln740_1109 = add i12 %sext_ln740_214, i12 %sext_ln740_208"   --->   Operation 5811 'add' 'add_ln740_1109' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5812 [1/1] (0.00ns)   --->   "%sext_ln740_217 = sext i9 %add_ln740_1112"   --->   Operation 5812 'sext' 'sext_ln740_217' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5813 [1/1] (0.00ns)   --->   "%sext_ln740_219 = sext i9 %add_ln740_1114"   --->   Operation 5813 'sext' 'sext_ln740_219' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5814 [1/1] (1.36ns)   --->   "%add_ln740_1115 = add i10 %sext_ln740_219, i10 %sext_ln740_217"   --->   Operation 5814 'add' 'add_ln740_1115' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5815 [1/1] (0.00ns)   --->   "%sext_ln740_220 = sext i10 %add_ln740_1115"   --->   Operation 5815 'sext' 'sext_ln740_220' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5816 [1/1] (0.00ns)   --->   "%sext_ln740_221 = sext i9 %add_ln740_1117"   --->   Operation 5816 'sext' 'sext_ln740_221' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5817 [1/1] (0.00ns)   --->   "%sext_ln740_224 = sext i8 %add_ln740_1120"   --->   Operation 5817 'sext' 'sext_ln740_224' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5818 [1/1] (1.36ns)   --->   "%add_ln740_1121 = add i10 %sext_ln740_224, i10 %sext_ln740_221"   --->   Operation 5818 'add' 'add_ln740_1121' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5819 [1/1] (0.00ns)   --->   "%sext_ln740_225 = sext i10 %add_ln740_1121"   --->   Operation 5819 'sext' 'sext_ln740_225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5820 [1/1] (1.41ns)   --->   "%add_ln740_1122 = add i11 %sext_ln740_225, i11 %sext_ln740_220"   --->   Operation 5820 'add' 'add_ln740_1122' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5821 [1/1] (0.00ns)   --->   "%sext_ln740_228 = sext i8 %add_ln740_1124"   --->   Operation 5821 'sext' 'sext_ln740_228' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5822 [1/1] (0.00ns)   --->   "%sext_ln740_230 = sext i8 %add_ln740_1126"   --->   Operation 5822 'sext' 'sext_ln740_230' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5823 [1/1] (1.30ns)   --->   "%add_ln740_1127 = add i9 %sext_ln740_230, i9 %sext_ln740_228"   --->   Operation 5823 'add' 'add_ln740_1127' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5824 [1/1] (0.00ns)   --->   "%sext_ln740_231 = sext i9 %add_ln740_1127"   --->   Operation 5824 'sext' 'sext_ln740_231' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5825 [1/1] (0.00ns)   --->   "%sext_ln740_233 = sext i8 %add_ln740_1129"   --->   Operation 5825 'sext' 'sext_ln740_233' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5826 [1/1] (0.00ns)   --->   "%sext_ln740_236 = sext i8 %add_ln740_1132"   --->   Operation 5826 'sext' 'sext_ln740_236' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5827 [1/1] (1.30ns)   --->   "%add_ln740_1133 = add i9 %sext_ln740_236, i9 %sext_ln740_233"   --->   Operation 5827 'add' 'add_ln740_1133' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5828 [1/1] (0.00ns)   --->   "%sext_ln740_237 = sext i9 %add_ln740_1133"   --->   Operation 5828 'sext' 'sext_ln740_237' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5829 [1/1] (1.36ns)   --->   "%add_ln740_1134 = add i10 %sext_ln740_237, i10 %sext_ln740_231"   --->   Operation 5829 'add' 'add_ln740_1134' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5830 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1138 = add i10 %sext_ln38_2, i10 %sext_ln38_3"   --->   Operation 5830 'add' 'add_ln740_1138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5831 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_1139 = add i10 %add_ln740_1138, i10 %sext_ln38"   --->   Operation 5831 'add' 'add_ln740_1139' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5832 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1140 = add i11 %sext_ln1171_544, i11 %sext_ln1171_546"   --->   Operation 5832 'add' 'add_ln740_1140' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5833 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1141 = add i11 %add_ln740_1140, i11 %sext_ln38_4"   --->   Operation 5833 'add' 'add_ln740_1141' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5834 [1/1] (0.00ns)   --->   "%sext_ln740_765 = sext i9 %add_ln740_1143"   --->   Operation 5834 'sext' 'sext_ln740_765' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5835 [1/1] (1.36ns)   --->   "%add_ln740_1144 = add i10 %sext_ln740_765, i10 %sext_ln38_7"   --->   Operation 5835 'add' 'add_ln740_1144' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5836 [1/1] (0.00ns)   --->   "%sext_ln740_766 = sext i10 %add_ln740_1144"   --->   Operation 5836 'sext' 'sext_ln740_766' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5837 [1/1] (0.00ns)   --->   "%sext_ln740_767 = sext i9 %add_ln740_1145"   --->   Operation 5837 'sext' 'sext_ln740_767' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5838 [1/1] (1.36ns)   --->   "%add_ln740_1146 = add i10 %sext_ln740_767, i10 %sext_ln1171_978"   --->   Operation 5838 'add' 'add_ln740_1146' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5839 [1/1] (0.00ns)   --->   "%sext_ln740_768 = sext i10 %add_ln740_1146"   --->   Operation 5839 'sext' 'sext_ln740_768' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5840 [1/1] (1.41ns)   --->   "%add_ln740_1147 = add i11 %sext_ln740_768, i11 %sext_ln740_766"   --->   Operation 5840 'add' 'add_ln740_1147' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5841 [1/1] (0.00ns)   --->   "%sext_ln740_771 = sext i10 %add_ln740_1149"   --->   Operation 5841 'sext' 'sext_ln740_771' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5842 [1/1] (1.41ns)   --->   "%add_ln740_1150 = add i11 %sext_ln740_771, i11 %sext_ln38_17"   --->   Operation 5842 'add' 'add_ln740_1150' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5843 [1/1] (0.00ns)   --->   "%sext_ln740_773 = sext i10 %add_ln740_1151"   --->   Operation 5843 'sext' 'sext_ln740_773' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5844 [1/1] (1.41ns)   --->   "%add_ln740_1152 = add i11 %sext_ln740_773, i11 %sext_ln38_21"   --->   Operation 5844 'add' 'add_ln740_1152' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5845 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1154 = add i10 %sext_ln38_25, i10 %sext_ln38_29"   --->   Operation 5845 'add' 'add_ln740_1154' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5846 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_1155 = add i10 %add_ln740_1154, i10 %sext_ln38_24"   --->   Operation 5846 'add' 'add_ln740_1155' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5847 [1/1] (0.00ns)   --->   "%sext_ln740_777 = sext i9 %add_ln740_1156"   --->   Operation 5847 'sext' 'sext_ln740_777' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1157 = add i11 %sext_ln1171_1070, i11 %sext_ln38_33"   --->   Operation 5848 'add' 'add_ln740_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5849 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1158 = add i11 %add_ln740_1157, i11 %sext_ln740_777"   --->   Operation 5849 'add' 'add_ln740_1158' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5850 [1/1] (1.36ns)   --->   "%add_ln740_1162 = add i10 %sext_ln38_37, i10 %sext_ln38_38"   --->   Operation 5850 'add' 'add_ln740_1162' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5851 [1/1] (0.00ns)   --->   "%sext_ln740_781 = sext i10 %add_ln740_1162"   --->   Operation 5851 'sext' 'sext_ln740_781' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5852 [1/1] (1.41ns)   --->   "%add_ln740_1163 = add i11 %sext_ln740_781, i11 %sext_ln38_36"   --->   Operation 5852 'add' 'add_ln740_1163' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5853 [1/1] (0.00ns)   --->   "%sext_ln740_783 = sext i10 %add_ln740_1164"   --->   Operation 5853 'sext' 'sext_ln740_783' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5854 [1/1] (1.41ns)   --->   "%add_ln740_1165 = add i11 %sext_ln740_783, i11 %sext_ln38_39"   --->   Operation 5854 'add' 'add_ln740_1165' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5855 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1167 = add i11 %sext_ln38_46, i11 %sext_ln1171_1114"   --->   Operation 5855 'add' 'add_ln740_1167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5856 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1168 = add i11 %add_ln740_1167, i11 %sext_ln38_45"   --->   Operation 5856 'add' 'add_ln740_1168' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5857 [1/1] (0.00ns)   --->   "%sext_ln740_787 = sext i10 %add_ln740_1169"   --->   Operation 5857 'sext' 'sext_ln740_787' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5858 [1/1] (0.00ns)   --->   "%sext_ln740_788 = sext i10 %add_ln740_1170"   --->   Operation 5858 'sext' 'sext_ln740_788' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5859 [1/1] (1.41ns)   --->   "%add_ln740_1171 = add i11 %sext_ln740_788, i11 %sext_ln740_787"   --->   Operation 5859 'add' 'add_ln740_1171' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5860 [1/1] (0.00ns)   --->   "%sext_ln740_792 = sext i10 %add_ln740_1174"   --->   Operation 5860 'sext' 'sext_ln740_792' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5861 [1/1] (1.41ns)   --->   "%add_ln740_1175 = add i11 %sext_ln740_792, i11 %sext_ln717_79"   --->   Operation 5861 'add' 'add_ln740_1175' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5862 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1176 = add i10 %sext_ln38_55, i10 %sext_ln38_56"   --->   Operation 5862 'add' 'add_ln740_1176' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5863 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_1177 = add i10 %add_ln740_1176, i10 %sext_ln38_54"   --->   Operation 5863 'add' 'add_ln740_1177' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5864 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1179 = add i11 %sext_ln717_98, i11 %sext_ln38_59"   --->   Operation 5864 'add' 'add_ln740_1179' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5865 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1180 = add i11 %add_ln740_1179, i11 %sext_ln38_58"   --->   Operation 5865 'add' 'add_ln740_1180' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5866 [1/1] (0.00ns)   --->   "%sext_ln740_797 = sext i9 %add_ln740_1181"   --->   Operation 5866 'sext' 'sext_ln740_797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5867 [1/1] (0.00ns)   --->   "%sext_ln740_798 = sext i10 %add_ln740_1182"   --->   Operation 5867 'sext' 'sext_ln740_798' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5868 [1/1] (1.41ns)   --->   "%add_ln740_1183 = add i11 %sext_ln740_798, i11 %sext_ln740_797"   --->   Operation 5868 'add' 'add_ln740_1183' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5869 [1/1] (0.00ns)   --->   "%sext_ln740_802 = sext i10 %add_ln740_1188"   --->   Operation 5869 'sext' 'sext_ln740_802' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5870 [1/1] (1.41ns)   --->   "%add_ln740_1189 = add i11 %sext_ln740_802, i11 %sext_ln38_64"   --->   Operation 5870 'add' 'add_ln740_1189' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5871 [1/1] (1.30ns)   --->   "%add_ln740_1190 = add i9 %sext_ln38_69, i9 %sext_ln717_125"   --->   Operation 5871 'add' 'add_ln740_1190' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5872 [1/1] (0.00ns)   --->   "%sext_ln740_804 = sext i9 %add_ln740_1190"   --->   Operation 5872 'sext' 'sext_ln740_804' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5873 [1/1] (1.36ns)   --->   "%add_ln740_1191 = add i10 %sext_ln740_804, i10 %sext_ln38_68"   --->   Operation 5873 'add' 'add_ln740_1191' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1193 = add i9 %sext_ln38_71, i9 %sext_ln38_74"   --->   Operation 5874 'add' 'add_ln740_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5875 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln740_1194 = add i9 %add_ln740_1193, i9 %sext_ln717_128"   --->   Operation 5875 'add' 'add_ln740_1194' <Predicate = true> <Delay = 2.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5876 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1195 = add i10 %sext_ln38_75, i10 %sext_ln38_78"   --->   Operation 5876 'add' 'add_ln740_1195' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5877 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_1196 = add i10 %add_ln740_1195, i10 %sext_ln1171_1200"   --->   Operation 5877 'add' 'add_ln740_1196' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5878 [1/1] (0.00ns)   --->   "%sext_ln740_810 = sext i9 %add_ln740_1199"   --->   Operation 5878 'sext' 'sext_ln740_810' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5879 [1/1] (1.36ns)   --->   "%add_ln740_1200 = add i10 %sext_ln740_810, i10 %sext_ln38_81"   --->   Operation 5879 'add' 'add_ln740_1200' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5880 [1/1] (0.00ns)   --->   "%sext_ln740_811 = sext i10 %add_ln740_1200"   --->   Operation 5880 'sext' 'sext_ln740_811' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5881 [1/1] (0.00ns)   --->   "%sext_ln740_812 = sext i9 %add_ln740_1201"   --->   Operation 5881 'sext' 'sext_ln740_812' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5882 [1/1] (1.36ns)   --->   "%add_ln740_1202 = add i10 %sext_ln740_812, i10 %sext_ln38_87"   --->   Operation 5882 'add' 'add_ln740_1202' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5883 [1/1] (0.00ns)   --->   "%sext_ln740_813 = sext i10 %add_ln740_1202"   --->   Operation 5883 'sext' 'sext_ln740_813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5884 [1/1] (1.41ns)   --->   "%add_ln740_1203 = add i11 %sext_ln740_813, i11 %sext_ln740_811"   --->   Operation 5884 'add' 'add_ln740_1203' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5885 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1204 = add i12 %sext_ln38_92, i12 %sext_ln1171_1242"   --->   Operation 5885 'add' 'add_ln740_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5886 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_1205 = add i12 %add_ln740_1204, i12 %sext_ln38_91"   --->   Operation 5886 'add' 'add_ln740_1205' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5887 [1/1] (1.41ns)   --->   "%add_ln740_1206 = add i11 %sext_ln38_95, i11 %sext_ln1171_1250"   --->   Operation 5887 'add' 'add_ln740_1206' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5888 [1/1] (0.00ns)   --->   "%sext_ln740_816 = sext i11 %add_ln740_1206"   --->   Operation 5888 'sext' 'sext_ln740_816' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5889 [1/1] (0.00ns)   --->   "%sext_ln740_817 = sext i11 %add_ln740_1207"   --->   Operation 5889 'sext' 'sext_ln740_817' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5890 [1/1] (1.48ns)   --->   "%add_ln740_1208 = add i12 %sext_ln740_817, i12 %sext_ln740_816"   --->   Operation 5890 'add' 'add_ln740_1208' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5891 [1/1] (0.00ns)   --->   "%sext_ln740_820 = sext i10 %add_ln740_1212"   --->   Operation 5891 'sext' 'sext_ln740_820' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5892 [1/1] (1.41ns)   --->   "%add_ln740_1213 = add i11 %sext_ln740_820, i11 %sext_ln38_98"   --->   Operation 5892 'add' 'add_ln740_1213' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5893 [1/1] (0.00ns)   --->   "%sext_ln740_821 = sext i11 %add_ln740_1213"   --->   Operation 5893 'sext' 'sext_ln740_821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5894 [1/1] (0.00ns)   --->   "%sext_ln740_822 = sext i10 %add_ln740_1214"   --->   Operation 5894 'sext' 'sext_ln740_822' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5895 [1/1] (1.41ns)   --->   "%add_ln740_1215 = add i11 %sext_ln740_822, i11 %sext_ln1171_1270"   --->   Operation 5895 'add' 'add_ln740_1215' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5896 [1/1] (0.00ns)   --->   "%sext_ln740_823 = sext i11 %add_ln740_1215"   --->   Operation 5896 'sext' 'sext_ln740_823' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5897 [1/1] (1.48ns)   --->   "%add_ln740_1216 = add i12 %sext_ln740_823, i12 %sext_ln740_821"   --->   Operation 5897 'add' 'add_ln740_1216' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5898 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1217 = add i9 %sext_ln38_107, i9 %sext_ln38_108"   --->   Operation 5898 'add' 'add_ln740_1217' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5899 [1/1] (2.99ns) (root node of TernaryAdder)   --->   "%add_ln740_1218 = add i9 %add_ln740_1217, i9 %sext_ln38_106"   --->   Operation 5899 'add' 'add_ln740_1218' <Predicate = true> <Delay = 2.99> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1224 = add i10 %sext_ln38_115, i10 %sext_ln38_116"   --->   Operation 5900 'add' 'add_ln740_1224' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5901 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_1225 = add i10 %add_ln740_1224, i10 %sext_ln38_113"   --->   Operation 5901 'add' 'add_ln740_1225' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5902 [1/1] (0.00ns)   --->   "%sext_ln740_831 = sext i9 %add_ln740_1226"   --->   Operation 5902 'sext' 'sext_ln740_831' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5903 [1/1] (1.36ns)   --->   "%add_ln740_1227 = add i10 %sext_ln740_831, i10 %sext_ln38_117"   --->   Operation 5903 'add' 'add_ln740_1227' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5904 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1229 = add i11 %sext_ln38_121, i11 %sext_ln38_122"   --->   Operation 5904 'add' 'add_ln740_1229' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5905 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1230 = add i11 %add_ln740_1229, i11 %sext_ln38_120"   --->   Operation 5905 'add' 'add_ln740_1230' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5906 [1/1] (0.00ns)   --->   "%sext_ln740_839 = sext i9 %add_ln740_1239"   --->   Operation 5906 'sext' 'sext_ln740_839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5907 [1/1] (1.36ns)   --->   "%add_ln740_1240 = add i10 %sext_ln740_839, i10 %sext_ln38_129"   --->   Operation 5907 'add' 'add_ln740_1240' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5908 [1/1] (0.00ns)   --->   "%sext_ln740_840 = sext i10 %add_ln740_1240"   --->   Operation 5908 'sext' 'sext_ln740_840' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5909 [1/1] (0.00ns)   --->   "%sext_ln740_841 = sext i10 %add_ln740_1241"   --->   Operation 5909 'sext' 'sext_ln740_841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5910 [1/1] (1.41ns)   --->   "%add_ln740_1242 = add i11 %sext_ln740_841, i11 %sext_ln38_133"   --->   Operation 5910 'add' 'add_ln740_1242' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5911 [1/1] (0.00ns)   --->   "%sext_ln740_842 = sext i11 %add_ln740_1242"   --->   Operation 5911 'sext' 'sext_ln740_842' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5912 [1/1] (1.48ns)   --->   "%add_ln740_1243 = add i12 %sext_ln740_842, i12 %sext_ln740_840"   --->   Operation 5912 'add' 'add_ln740_1243' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5913 [1/1] (1.30ns)   --->   "%add_ln740_1244 = add i9 %sext_ln717_227, i9 %sext_ln38_136"   --->   Operation 5913 'add' 'add_ln740_1244' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5914 [1/1] (0.00ns)   --->   "%sext_ln740_844 = sext i9 %add_ln740_1244"   --->   Operation 5914 'sext' 'sext_ln740_844' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5915 [1/1] (1.36ns)   --->   "%add_ln740_1245 = add i10 %sext_ln740_844, i10 %sext_ln717_226"   --->   Operation 5915 'add' 'add_ln740_1245' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5916 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1246 = add i10 %sext_ln38_138, i10 %sext_ln1171_1401"   --->   Operation 5916 'add' 'add_ln740_1246' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5917 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_1247 = add i10 %add_ln740_1246, i10 %sext_ln38_137"   --->   Operation 5917 'add' 'add_ln740_1247' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5918 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1250 = add i10 %sext_ln38_142, i10 %sext_ln38_143"   --->   Operation 5918 'add' 'add_ln740_1250' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5919 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_1251 = add i10 %add_ln740_1250, i10 %sext_ln38_140"   --->   Operation 5919 'add' 'add_ln740_1251' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5920 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1252 = add i10 %sext_ln38_148, i10 %sext_ln38_150"   --->   Operation 5920 'add' 'add_ln740_1252' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5921 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_1253 = add i10 %add_ln740_1252, i10 %sext_ln38_144"   --->   Operation 5921 'add' 'add_ln740_1253' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5922 [1/1] (1.30ns)   --->   "%add_ln740_1255 = add i9 %sext_ln38_152, i9 %sext_ln1171_1455"   --->   Operation 5922 'add' 'add_ln740_1255' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5923 [1/1] (0.00ns)   --->   "%sext_ln740_852 = sext i9 %add_ln740_1255"   --->   Operation 5923 'sext' 'sext_ln740_852' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5924 [1/1] (1.36ns)   --->   "%add_ln740_1256 = add i10 %sext_ln740_852, i10 %sext_ln38_151"   --->   Operation 5924 'add' 'add_ln740_1256' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5925 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1257 = add i11 %sext_ln38_158, i11 %sext_ln38_159"   --->   Operation 5925 'add' 'add_ln740_1257' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5926 [1/1] (0.00ns)   --->   "%sext_ln740_854 = sext i9 %add_ln740_1258"   --->   Operation 5926 'sext' 'sext_ln740_854' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5927 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1259 = add i11 %sext_ln740_854, i11 %add_ln740_1257"   --->   Operation 5927 'add' 'add_ln740_1259' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 5928 [1/1] (0.00ns)   --->   "%sext_ln740_242 = sext i10 %add_ln740_1264"   --->   Operation 5928 'sext' 'sext_ln740_242' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5929 [1/1] (0.00ns)   --->   "%sext_ln740_244 = sext i10 %add_ln740_1266"   --->   Operation 5929 'sext' 'sext_ln740_244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5930 [1/1] (1.41ns)   --->   "%add_ln740_1267 = add i11 %sext_ln740_244, i11 %sext_ln740_242"   --->   Operation 5930 'add' 'add_ln740_1267' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5931 [1/1] (0.00ns)   --->   "%sext_ln740_245 = sext i11 %add_ln740_1267"   --->   Operation 5931 'sext' 'sext_ln740_245' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5932 [1/1] (0.00ns)   --->   "%sext_ln740_247 = sext i10 %add_ln740_1269"   --->   Operation 5932 'sext' 'sext_ln740_247' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5933 [1/1] (0.00ns)   --->   "%sext_ln740_250 = sext i10 %add_ln740_1272"   --->   Operation 5933 'sext' 'sext_ln740_250' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5934 [1/1] (1.41ns)   --->   "%add_ln740_1273 = add i11 %sext_ln740_250, i11 %sext_ln740_247"   --->   Operation 5934 'add' 'add_ln740_1273' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5935 [1/1] (0.00ns)   --->   "%sext_ln740_251 = sext i11 %add_ln740_1273"   --->   Operation 5935 'sext' 'sext_ln740_251' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5936 [1/1] (1.48ns)   --->   "%add_ln740_1274 = add i12 %sext_ln740_251, i12 %sext_ln740_245"   --->   Operation 5936 'add' 'add_ln740_1274' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5937 [1/1] (0.00ns)   --->   "%sext_ln740_254 = sext i9 %add_ln740_1276"   --->   Operation 5937 'sext' 'sext_ln740_254' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5938 [1/1] (0.00ns)   --->   "%sext_ln740_256 = sext i9 %add_ln740_1278"   --->   Operation 5938 'sext' 'sext_ln740_256' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5939 [1/1] (1.36ns)   --->   "%add_ln740_1279 = add i10 %sext_ln740_256, i10 %sext_ln740_254"   --->   Operation 5939 'add' 'add_ln740_1279' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5940 [1/1] (0.00ns)   --->   "%sext_ln740_257 = sext i10 %add_ln740_1279"   --->   Operation 5940 'sext' 'sext_ln740_257' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5941 [1/1] (0.00ns)   --->   "%sext_ln740_259 = sext i9 %add_ln740_1281"   --->   Operation 5941 'sext' 'sext_ln740_259' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5942 [1/1] (0.00ns)   --->   "%sext_ln740_262 = sext i9 %add_ln740_1284"   --->   Operation 5942 'sext' 'sext_ln740_262' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5943 [1/1] (1.36ns)   --->   "%add_ln740_1285 = add i10 %sext_ln740_262, i10 %sext_ln740_259"   --->   Operation 5943 'add' 'add_ln740_1285' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5944 [1/1] (0.00ns)   --->   "%sext_ln740_263 = sext i10 %add_ln740_1285"   --->   Operation 5944 'sext' 'sext_ln740_263' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5945 [1/1] (1.41ns)   --->   "%add_ln740_1286 = add i11 %sext_ln740_263, i11 %sext_ln740_257"   --->   Operation 5945 'add' 'add_ln740_1286' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5946 [1/1] (0.00ns)   --->   "%sext_ln740_267 = sext i9 %add_ln740_1290"   --->   Operation 5946 'sext' 'sext_ln740_267' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5947 [1/1] (0.00ns)   --->   "%sext_ln740_269 = sext i9 %add_ln740_1292"   --->   Operation 5947 'sext' 'sext_ln740_269' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5948 [1/1] (1.36ns)   --->   "%add_ln740_1293 = add i10 %sext_ln740_269, i10 %sext_ln740_267"   --->   Operation 5948 'add' 'add_ln740_1293' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5949 [1/1] (0.00ns)   --->   "%sext_ln740_270 = sext i10 %add_ln740_1293"   --->   Operation 5949 'sext' 'sext_ln740_270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5950 [1/1] (0.00ns)   --->   "%sext_ln740_272 = sext i9 %add_ln740_1295"   --->   Operation 5950 'sext' 'sext_ln740_272' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5951 [1/1] (0.00ns)   --->   "%sext_ln740_274 = sext i9 %add_ln740_1297"   --->   Operation 5951 'sext' 'sext_ln740_274' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5952 [1/1] (1.36ns)   --->   "%add_ln740_1298 = add i10 %sext_ln740_274, i10 %sext_ln740_272"   --->   Operation 5952 'add' 'add_ln740_1298' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5953 [1/1] (0.00ns)   --->   "%sext_ln740_275 = sext i10 %add_ln740_1298"   --->   Operation 5953 'sext' 'sext_ln740_275' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5954 [1/1] (1.41ns)   --->   "%add_ln740_1299 = add i11 %sext_ln740_275, i11 %sext_ln740_270"   --->   Operation 5954 'add' 'add_ln740_1299' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5955 [1/1] (0.00ns)   --->   "%sext_ln740_278 = sext i9 %add_ln740_1301"   --->   Operation 5955 'sext' 'sext_ln740_278' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5956 [1/1] (0.00ns)   --->   "%sext_ln740_280 = sext i9 %add_ln740_1303"   --->   Operation 5956 'sext' 'sext_ln740_280' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5957 [1/1] (1.36ns)   --->   "%add_ln740_1304 = add i10 %sext_ln740_280, i10 %sext_ln740_278"   --->   Operation 5957 'add' 'add_ln740_1304' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5958 [1/1] (0.00ns)   --->   "%sext_ln740_281 = sext i10 %add_ln740_1304"   --->   Operation 5958 'sext' 'sext_ln740_281' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5959 [1/1] (0.00ns)   --->   "%sext_ln740_283 = sext i9 %add_ln740_1306"   --->   Operation 5959 'sext' 'sext_ln740_283' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5960 [1/1] (0.00ns)   --->   "%sext_ln740_286 = sext i8 %add_ln740_1309"   --->   Operation 5960 'sext' 'sext_ln740_286' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5961 [1/1] (1.36ns)   --->   "%add_ln740_1310 = add i10 %sext_ln740_286, i10 %sext_ln740_283"   --->   Operation 5961 'add' 'add_ln740_1310' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5962 [1/1] (0.00ns)   --->   "%sext_ln740_287 = sext i10 %add_ln740_1310"   --->   Operation 5962 'sext' 'sext_ln740_287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5963 [1/1] (1.41ns)   --->   "%add_ln740_1311 = add i11 %sext_ln740_287, i11 %sext_ln740_281"   --->   Operation 5963 'add' 'add_ln740_1311' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5964 [1/1] (0.00ns)   --->   "%sext_ln740_291 = sext i8 %add_ln740_1314"   --->   Operation 5964 'sext' 'sext_ln740_291' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5965 [1/1] (0.00ns)   --->   "%sext_ln740_293 = sext i8 %add_ln740_1316"   --->   Operation 5965 'sext' 'sext_ln740_293' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5966 [1/1] (1.30ns)   --->   "%add_ln740_1317 = add i9 %sext_ln740_293, i9 %sext_ln740_291"   --->   Operation 5966 'add' 'add_ln740_1317' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5967 [1/1] (0.00ns)   --->   "%sext_ln740_294 = sext i9 %add_ln740_1317"   --->   Operation 5967 'sext' 'sext_ln740_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5968 [1/1] (0.00ns)   --->   "%sext_ln740_296 = sext i8 %add_ln740_1319"   --->   Operation 5968 'sext' 'sext_ln740_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5969 [1/1] (0.00ns)   --->   "%sext_ln740_299 = sext i8 %add_ln740_1322"   --->   Operation 5969 'sext' 'sext_ln740_299' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5970 [1/1] (1.30ns)   --->   "%add_ln740_1323 = add i9 %sext_ln740_299, i9 %sext_ln740_296"   --->   Operation 5970 'add' 'add_ln740_1323' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5971 [1/1] (0.00ns)   --->   "%sext_ln740_300 = sext i9 %add_ln740_1323"   --->   Operation 5971 'sext' 'sext_ln740_300' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5972 [1/1] (1.36ns)   --->   "%add_ln740_1324 = add i10 %sext_ln740_300, i10 %sext_ln740_294"   --->   Operation 5972 'add' 'add_ln740_1324' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5973 [1/1] (0.00ns)   --->   "%sext_ln740_303 = sext i8 %add_ln740_1326"   --->   Operation 5973 'sext' 'sext_ln740_303' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5974 [1/1] (0.00ns)   --->   "%sext_ln740_305 = sext i8 %add_ln740_1328"   --->   Operation 5974 'sext' 'sext_ln740_305' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5975 [1/1] (1.30ns)   --->   "%add_ln740_1329 = add i9 %sext_ln740_305, i9 %sext_ln740_303"   --->   Operation 5975 'add' 'add_ln740_1329' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5976 [1/1] (0.00ns)   --->   "%sext_ln740_306 = sext i9 %add_ln740_1329"   --->   Operation 5976 'sext' 'sext_ln740_306' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5977 [1/1] (0.00ns)   --->   "%sext_ln740_308 = sext i8 %add_ln740_1331"   --->   Operation 5977 'sext' 'sext_ln740_308' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5978 [1/1] (0.00ns)   --->   "%sext_ln740_310 = sext i8 %add_ln740_1333"   --->   Operation 5978 'sext' 'sext_ln740_310' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5979 [1/1] (1.30ns)   --->   "%add_ln740_1334 = add i9 %sext_ln740_310, i9 %sext_ln740_308"   --->   Operation 5979 'add' 'add_ln740_1334' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 5980 [1/1] (0.00ns)   --->   "%sext_ln740_311 = sext i9 %add_ln740_1334"   --->   Operation 5980 'sext' 'sext_ln740_311' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5981 [1/1] (1.36ns)   --->   "%add_ln740_1335 = add i10 %sext_ln740_311, i10 %sext_ln740_306"   --->   Operation 5981 'add' 'add_ln740_1335' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.13>
ST_3 : Operation 5982 [1/1] (0.00ns)   --->   "%sext_ln1171_28 = sext i7 %trunc_ln4"   --->   Operation 5982 'sext' 'sext_ln1171_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5983 [1/1] (0.00ns)   --->   "%sext_ln1171_37 = sext i9 %trunc_ln717_s"   --->   Operation 5983 'sext' 'sext_ln1171_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5984 [1/1] (0.00ns)   --->   "%sext_ln1171_44 = sext i9 %trunc_ln717_77"   --->   Operation 5984 'sext' 'sext_ln1171_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5985 [1/1] (0.00ns)   --->   "%sext_ln1171_58 = sext i11 %trunc_ln717_78"   --->   Operation 5985 'sext' 'sext_ln1171_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5986 [1/1] (0.00ns)   --->   "%sext_ln717 = sext i10 %trunc_ln717_79"   --->   Operation 5986 'sext' 'sext_ln717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5987 [1/1] (0.00ns)   --->   "%sext_ln1171_80 = sext i12 %trunc_ln717_81"   --->   Operation 5987 'sext' 'sext_ln1171_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5988 [1/1] (0.00ns)   --->   "%sext_ln1171_103 = sext i9 %trunc_ln717_84"   --->   Operation 5988 'sext' 'sext_ln1171_103' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5989 [1/1] (0.00ns)   --->   "%sext_ln1171_169 = sext i9 %trunc_ln717_86"   --->   Operation 5989 'sext' 'sext_ln1171_169' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5990 [1/1] (0.00ns)   --->   "%sext_ln717_2 = sext i12 %trunc_ln717_90"   --->   Operation 5990 'sext' 'sext_ln717_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5991 [1/1] (0.00ns)   --->   "%sext_ln717_3 = sext i12 %trunc_ln717_92"   --->   Operation 5991 'sext' 'sext_ln717_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5992 [1/1] (0.00ns)   --->   "%sext_ln717_4 = sext i12 %trunc_ln717_96"   --->   Operation 5992 'sext' 'sext_ln717_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5993 [1/1] (0.00ns)   --->   "%sext_ln717_6 = sext i12 %trunc_ln717_105"   --->   Operation 5993 'sext' 'sext_ln717_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5994 [1/1] (0.00ns)   --->   "%sext_ln1171_369 = sext i9 %trunc_ln717_106"   --->   Operation 5994 'sext' 'sext_ln1171_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5995 [1/1] (0.00ns)   --->   "%sext_ln1171_788 = sext i10 %trunc_ln717_134"   --->   Operation 5995 'sext' 'sext_ln1171_788' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5996 [1/1] (0.00ns)   --->   "%sext_ln1171_820 = sext i10 %trunc_ln717_136"   --->   Operation 5996 'sext' 'sext_ln1171_820' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5997 [1/1] (0.00ns)   --->   "%sext_ln717_13 = sext i12 %trunc_ln717_137"   --->   Operation 5997 'sext' 'sext_ln717_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5998 [1/1] (0.00ns)   --->   "%sext_ln717_14 = sext i12 %trunc_ln717_139"   --->   Operation 5998 'sext' 'sext_ln717_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 5999 [1/1] (0.00ns)   --->   "%shl_ln1171_51 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_5, i1 0"   --->   Operation 5999 'bitconcatenate' 'shl_ln1171_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6000 [1/1] (0.00ns)   --->   "%sext_ln1171_97 = sext i9 %shl_ln1171_51"   --->   Operation 6000 'sext' 'sext_ln1171_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6001 [1/1] (1.36ns)   --->   "%sub_ln1171_65 = sub i10 0, i10 %sext_ln1171_97"   --->   Operation 6001 'sub' 'sub_ln1171_65' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6002 [1/1] (0.00ns)   --->   "%trunc_ln717_142 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_65, i32 2, i32 9"   --->   Operation 6002 'partselect' 'trunc_ln717_142' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6003 [1/1] (0.00ns)   --->   "%sext_ln717_15 = sext i8 %trunc_ln717_142"   --->   Operation 6003 'sext' 'sext_ln717_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6004 [1/1] (0.00ns)   --->   "%sext_ln1171_880 = sext i11 %trunc_ln717_145"   --->   Operation 6004 'sext' 'sext_ln1171_880' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6005 [1/1] (0.00ns)   --->   "%sext_ln1171_910 = sext i10 %trunc_ln717_147"   --->   Operation 6005 'sext' 'sext_ln1171_910' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6006 [1/1] (0.00ns)   --->   "%sext_ln1171_979 = sext i11 %trunc_ln717_160"   --->   Operation 6006 'sext' 'sext_ln1171_979' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6007 [1/1] (0.00ns)   --->   "%sext_ln1171_1006 = sext i11 %trunc_ln717_182"   --->   Operation 6007 'sext' 'sext_ln1171_1006' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6008 [1/1] (0.00ns)   --->   "%shl_ln717_2 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_22, i1 0"   --->   Operation 6008 'bitconcatenate' 'shl_ln717_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6009 [1/1] (0.00ns)   --->   "%sext_ln1171_138 = sext i9 %shl_ln717_2"   --->   Operation 6009 'sext' 'sext_ln1171_138' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6010 [1/1] (0.00ns)   --->   "%sext_ln1171_1046 = sext i9 %trunc_ln717_226"   --->   Operation 6010 'sext' 'sext_ln1171_1046' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6011 [1/1] (0.00ns)   --->   "%sext_ln1171_1047 = sext i12 %trunc_ln717_228"   --->   Operation 6011 'sext' 'sext_ln1171_1047' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6012 [1/1] (0.00ns)   --->   "%sext_ln1171_1049 = sext i11 %trunc_ln717_230"   --->   Operation 6012 'sext' 'sext_ln1171_1049' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6013 [1/1] (0.00ns)   --->   "%sext_ln1171_1050 = sext i11 %trunc_ln717_231"   --->   Operation 6013 'sext' 'sext_ln1171_1050' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6014 [1/1] (0.00ns)   --->   "%sext_ln38_26 = sext i7 %trunc_ln717_235" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 6014 'sext' 'sext_ln38_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6015 [1/1] (0.00ns)   --->   "%sext_ln1171_1051 = sext i7 %trunc_ln717_236"   --->   Operation 6015 'sext' 'sext_ln1171_1051' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6016 [1/1] (0.00ns)   --->   "%sext_ln1171_1052 = sext i7 %trunc_ln717_236"   --->   Operation 6016 'sext' 'sext_ln1171_1052' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6017 [1/1] (0.00ns)   --->   "%sext_ln717_44 = sext i9 %trunc_ln717_238"   --->   Operation 6017 'sext' 'sext_ln717_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6018 [1/1] (0.00ns)   --->   "%sext_ln1171_1065 = sext i11 %trunc_ln717_258"   --->   Operation 6018 'sext' 'sext_ln1171_1065' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6019 [1/1] (0.00ns)   --->   "%sext_ln717_49 = sext i11 %trunc_ln717_262"   --->   Operation 6019 'sext' 'sext_ln717_49' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6020 [1/1] (0.00ns)   --->   "%sext_ln1171_1068 = sext i10 %trunc_ln717_265"   --->   Operation 6020 'sext' 'sext_ln1171_1068' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6021 [1/1] (0.00ns)   --->   "%sext_ln1171_1077 = sext i9 %trunc_ln717_287"   --->   Operation 6021 'sext' 'sext_ln1171_1077' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6022 [1/1] (0.00ns)   --->   "%sext_ln1171_1082 = sext i12 %trunc_ln717_292"   --->   Operation 6022 'sext' 'sext_ln1171_1082' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6023 [1/1] (0.00ns)   --->   "%sext_ln1171_1087 = sext i9 %trunc_ln717_298"   --->   Operation 6023 'sext' 'sext_ln1171_1087' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6024 [1/1] (0.00ns)   --->   "%sext_ln717_58 = sext i9 %trunc_ln717_301"   --->   Operation 6024 'sext' 'sext_ln717_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6025 [1/1] (0.00ns)   --->   "%sext_ln717_63 = sext i12 %trunc_ln717_331"   --->   Operation 6025 'sext' 'sext_ln717_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6026 [1/1] (0.00ns)   --->   "%sext_ln1171_1106 = sext i9 %trunc_ln717_338"   --->   Operation 6026 'sext' 'sext_ln1171_1106' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6027 [1/1] (0.00ns)   --->   "%sext_ln717_67 = sext i10 %trunc_ln717_353"   --->   Operation 6027 'sext' 'sext_ln717_67' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6028 [1/1] (0.00ns)   --->   "%sext_ln717_68 = sext i10 %trunc_ln717_353"   --->   Operation 6028 'sext' 'sext_ln717_68' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6029 [1/1] (0.00ns)   --->   "%shl_ln1171_144 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %tmp_36, i1 0"   --->   Operation 6029 'bitconcatenate' 'shl_ln1171_144' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6030 [1/1] (0.00ns)   --->   "%sext_ln1171_295 = sext i9 %shl_ln1171_144"   --->   Operation 6030 'sext' 'sext_ln1171_295' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6031 [1/1] (1.36ns)   --->   "%sub_ln1171_198 = sub i10 0, i10 %sext_ln1171_295"   --->   Operation 6031 'sub' 'sub_ln1171_198' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6032 [1/1] (0.00ns)   --->   "%trunc_ln717_356 = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %sub_ln1171_198, i32 2, i32 9"   --->   Operation 6032 'partselect' 'trunc_ln717_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6033 [1/1] (0.00ns)   --->   "%sext_ln717_69 = sext i8 %trunc_ln717_356"   --->   Operation 6033 'sext' 'sext_ln717_69' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6034 [1/1] (0.00ns)   --->   "%sext_ln1171_1116 = sext i11 %trunc_ln717_358"   --->   Operation 6034 'sext' 'sext_ln1171_1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6035 [1/1] (0.00ns)   --->   "%sext_ln1171_1117 = sext i11 %trunc_ln717_359"   --->   Operation 6035 'sext' 'sext_ln1171_1117' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6036 [1/1] (0.00ns)   --->   "%sext_ln1171_1121 = sext i12 %trunc_ln717_367"   --->   Operation 6036 'sext' 'sext_ln1171_1121' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6037 [1/1] (0.00ns)   --->   "%sext_ln717_83 = sext i10 %trunc_ln717_400"   --->   Operation 6037 'sext' 'sext_ln717_83' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6038 [1/1] (0.00ns)   --->   "%sext_ln717_90 = sext i7 %trunc_ln717_412"   --->   Operation 6038 'sext' 'sext_ln717_90' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6039 [1/1] (0.00ns)   --->   "%sext_ln717_91 = sext i11 %trunc_ln717_416"   --->   Operation 6039 'sext' 'sext_ln717_91' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6040 [1/1] (0.00ns)   --->   "%sext_ln717_92 = sext i13 %trunc_ln717_417"   --->   Operation 6040 'sext' 'sext_ln717_92' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6041 [1/1] (0.00ns)   --->   "%sext_ln717_94 = sext i7 %trunc_ln717_424"   --->   Operation 6041 'sext' 'sext_ln717_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6042 [1/1] (0.00ns)   --->   "%sext_ln717_95 = sext i10 %trunc_ln717_425"   --->   Operation 6042 'sext' 'sext_ln717_95' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6043 [1/1] (0.00ns)   --->   "%sext_ln717_96 = sext i13 %trunc_ln717_430"   --->   Operation 6043 'sext' 'sext_ln717_96' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6044 [1/1] (0.00ns)   --->   "%sext_ln717_97 = sext i13 %trunc_ln717_431"   --->   Operation 6044 'sext' 'sext_ln717_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6045 [1/1] (0.00ns)   --->   "%sext_ln1171_1150 = sext i10 %trunc_ln717_439"   --->   Operation 6045 'sext' 'sext_ln1171_1150' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6046 [1/1] (0.00ns)   --->   "%sext_ln1171_1152 = sext i10 %trunc_ln717_441"   --->   Operation 6046 'sext' 'sext_ln1171_1152' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6047 [1/1] (0.00ns)   --->   "%sext_ln1171_1155 = sext i8 %trunc_ln717_445"   --->   Operation 6047 'sext' 'sext_ln1171_1155' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6048 [1/1] (0.00ns)   --->   "%sext_ln1171_1158 = sext i7 %trunc_ln717_454"   --->   Operation 6048 'sext' 'sext_ln1171_1158' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6049 [1/1] (0.00ns)   --->   "%sext_ln1171_1159 = sext i7 %trunc_ln717_454"   --->   Operation 6049 'sext' 'sext_ln1171_1159' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6050 [1/1] (0.00ns)   --->   "%sext_ln1171_1167 = sext i12 %trunc_ln717_466"   --->   Operation 6050 'sext' 'sext_ln1171_1167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6051 [1/1] (0.00ns)   --->   "%sext_ln1171_1175 = sext i7 %trunc_ln717_487"   --->   Operation 6051 'sext' 'sext_ln1171_1175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6052 [1/1] (0.00ns)   --->   "%sext_ln1171_1191 = sext i11 %trunc_ln717_527"   --->   Operation 6052 'sext' 'sext_ln1171_1191' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6053 [1/1] (0.00ns)   --->   "%sext_ln717_134 = sext i11 %trunc_ln717_545"   --->   Operation 6053 'sext' 'sext_ln717_134' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6054 [1/1] (0.00ns)   --->   "%sext_ln1171_1210 = sext i12 %trunc_ln717_561"   --->   Operation 6054 'sext' 'sext_ln1171_1210' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6055 [1/1] (0.00ns)   --->   "%sext_ln38_79 = sext i12 %trunc_ln717_562" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 6055 'sext' 'sext_ln38_79' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6056 [1/1] (0.00ns)   --->   "%sext_ln38_80 = sext i7 %trunc_ln717_564" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 6056 'sext' 'sext_ln38_80' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6057 [1/1] (0.00ns)   --->   "%sext_ln1171_1214 = sext i11 %trunc_ln717_568"   --->   Operation 6057 'sext' 'sext_ln1171_1214' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6058 [1/1] (0.00ns)   --->   "%sext_ln1171_1216 = sext i10 %trunc_ln717_584"   --->   Operation 6058 'sext' 'sext_ln1171_1216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6059 [1/1] (0.00ns)   --->   "%sext_ln1171_1234 = sext i11 %trunc_ln717_622"   --->   Operation 6059 'sext' 'sext_ln1171_1234' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6060 [1/1] (0.00ns)   --->   "%sext_ln38_94 = sext i11 %trunc_ln717_642" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 6060 'sext' 'sext_ln38_94' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6061 [1/1] (0.00ns)   --->   "%sext_ln1171_1278 = sext i9 %trunc_ln717_702"   --->   Operation 6061 'sext' 'sext_ln1171_1278' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6062 [1/1] (0.00ns)   --->   "%sext_ln1171_1286 = sext i10 %trunc_ln717_711"   --->   Operation 6062 'sext' 'sext_ln1171_1286' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6063 [1/1] (0.00ns)   --->   "%sext_ln717_183 = sext i10 %trunc_ln717_730"   --->   Operation 6063 'sext' 'sext_ln717_183' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6064 [1/1] (0.00ns)   --->   "%sext_ln1171_1297 = sext i9 %trunc_ln717_734"   --->   Operation 6064 'sext' 'sext_ln1171_1297' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6065 [1/1] (0.00ns)   --->   "%sext_ln1171_1301 = sext i12 %trunc_ln717_739"   --->   Operation 6065 'sext' 'sext_ln1171_1301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6066 [1/1] (0.00ns)   --->   "%sext_ln717_185 = sext i13 %trunc_ln717_740"   --->   Operation 6066 'sext' 'sext_ln717_185' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6067 [1/1] (0.00ns)   --->   "%sext_ln1171_1310 = sext i12 %trunc_ln717_763"   --->   Operation 6067 'sext' 'sext_ln1171_1310' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6068 [1/1] (0.00ns)   --->   "%sext_ln1171_1312 = sext i12 %trunc_ln717_765"   --->   Operation 6068 'sext' 'sext_ln1171_1312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6069 [1/1] (0.00ns)   --->   "%sext_ln38_114 = sext i9 %trunc_ln717_772" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 6069 'sext' 'sext_ln38_114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6070 [1/1] (0.00ns)   --->   "%sext_ln1171_1316 = sext i8 %trunc_ln717_773"   --->   Operation 6070 'sext' 'sext_ln1171_1316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6071 [1/1] (0.00ns)   --->   "%sext_ln1171_1322 = sext i9 %trunc_ln717_783"   --->   Operation 6071 'sext' 'sext_ln1171_1322' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6072 [1/1] (0.00ns)   --->   "%sext_ln1171_1334 = sext i11 %trunc_ln717_797"   --->   Operation 6072 'sext' 'sext_ln1171_1334' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6073 [1/1] (0.00ns)   --->   "%sext_ln1171_1338 = sext i10 %trunc_ln717_801"   --->   Operation 6073 'sext' 'sext_ln1171_1338' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6074 [1/1] (0.00ns)   --->   "%sext_ln42_43 = sext i10 %trunc_ln717_806" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6074 'sext' 'sext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6075 [1/1] (0.00ns)   --->   "%sext_ln717_201 = sext i9 %trunc_ln717_817"   --->   Operation 6075 'sext' 'sext_ln717_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6076 [1/1] (0.00ns)   --->   "%sext_ln1171_1357 = sext i12 %trunc_ln717_854"   --->   Operation 6076 'sext' 'sext_ln1171_1357' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6077 [1/1] (0.00ns)   --->   "%sext_ln1171_1365 = sext i8 %trunc_ln717_865"   --->   Operation 6077 'sext' 'sext_ln1171_1365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6078 [1/1] (0.00ns)   --->   "%sext_ln1171_1368 = sext i10 %trunc_ln717_869"   --->   Operation 6078 'sext' 'sext_ln1171_1368' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6079 [1/1] (0.00ns)   --->   "%sext_ln1171_1378 = sext i12 %trunc_ln717_889"   --->   Operation 6079 'sext' 'sext_ln1171_1378' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6080 [1/1] (0.00ns)   --->   "%sext_ln1171_1382 = sext i11 %trunc_ln717_897"   --->   Operation 6080 'sext' 'sext_ln1171_1382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6081 [1/1] (0.00ns)   --->   "%sext_ln1171_1383 = sext i8 %trunc_ln717_899"   --->   Operation 6081 'sext' 'sext_ln1171_1383' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6082 [1/1] (0.00ns)   --->   "%sext_ln717_232 = sext i11 %trunc_ln717_923"   --->   Operation 6082 'sext' 'sext_ln717_232' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6083 [1/1] (0.00ns)   --->   "%sext_ln717_236 = sext i10 %trunc_ln717_936"   --->   Operation 6083 'sext' 'sext_ln717_236' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6084 [1/1] (0.00ns)   --->   "%sext_ln38_139 = sext i11 %trunc_ln717_941" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 6084 'sext' 'sext_ln38_139' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6085 [1/1] (0.00ns)   --->   "%sext_ln42_54 = sext i11 %trunc_ln717_959" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6085 'sext' 'sext_ln42_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6086 [1/1] (0.00ns)   --->   "%shl_ln717_18 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %trunc_ln38_155, i1 0"   --->   Operation 6086 'bitconcatenate' 'shl_ln717_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6087 [1/1] (0.00ns)   --->   "%sext_ln1171_1413 = sext i9 %shl_ln717_18"   --->   Operation 6087 'sext' 'sext_ln1171_1413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6088 [1/1] (0.00ns)   --->   "%sext_ln1171_1418 = sext i10 %trunc_ln717_970"   --->   Operation 6088 'sext' 'sext_ln1171_1418' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6089 [1/1] (0.00ns)   --->   "%sext_ln1171_1420 = sext i10 %trunc_ln717_975"   --->   Operation 6089 'sext' 'sext_ln1171_1420' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6090 [1/1] (0.00ns)   --->   "%sext_ln1171_1422 = sext i10 %trunc_ln717_977"   --->   Operation 6090 'sext' 'sext_ln1171_1422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6091 [1/1] (0.00ns)   --->   "%sext_ln1171_1423 = sext i10 %trunc_ln717_982"   --->   Operation 6091 'sext' 'sext_ln1171_1423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6092 [1/1] (0.00ns)   --->   "%sext_ln1171_1431 = sext i12 %trunc_ln717_999"   --->   Operation 6092 'sext' 'sext_ln1171_1431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6093 [1/1] (0.00ns)   --->   "%sext_ln717_263 = sext i11 %trunc_ln717_1050"   --->   Operation 6093 'sext' 'sext_ln717_263' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6094 [1/1] (0.00ns)   --->   "%sext_ln38_157 = sext i7 %trunc_ln717_1063" [firmware/nnet_utils/nnet_dense_latency.h:38]   --->   Operation 6094 'sext' 'sext_ln38_157' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6095 [1/1] (0.00ns)   --->   "%sext_ln717_272 = sext i12 %trunc_ln717_1071"   --->   Operation 6095 'sext' 'sext_ln717_272' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6096 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_83 = add i13 %sext_ln1171_80, i13 %sext_ln1171_103"   --->   Operation 6096 'add' 'add_ln740_83' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6097 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_84 = add i13 %add_ln740_83, i13 %sext_ln1171_28"   --->   Operation 6097 'add' 'add_ln740_84' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6098 [1/1] (0.00ns)   --->   "%sext_ln740_59 = sext i13 %add_ln740_85"   --->   Operation 6098 'sext' 'sext_ln740_59' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6099 [1/1] (1.53ns)   --->   "%add_ln740_86 = add i14 %sext_ln740_59, i14 %sext_ln717_2"   --->   Operation 6099 'add' 'add_ln740_86' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6100 [1/1] (0.00ns)   --->   "%sext_ln740_72 = sext i13 %add_ln740_88"   --->   Operation 6100 'sext' 'sext_ln740_72' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6101 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_89 = add i14 %sext_ln740_72, i14 %sext_ln717_6"   --->   Operation 6101 'add' 'add_ln740_89' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6102 [1/1] (0.00ns)   --->   "%sext_ln740_99 = sext i12 %add_ln740_91"   --->   Operation 6102 'sext' 'sext_ln740_99' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6103 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_92 = add i14 %sext_ln740_99, i14 %add_ln740_89"   --->   Operation 6103 'add' 'add_ln740_92' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6104 [1/1] (0.00ns)   --->   "%sext_ln740_203 = sext i11 %add_ln740_94"   --->   Operation 6104 'sext' 'sext_ln740_203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_95 = add i13 %sext_ln740_203, i13 %sext_ln717_14"   --->   Operation 6105 'add' 'add_ln740_95' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6106 [1/1] (0.00ns)   --->   "%sext_ln740_240 = sext i11 %add_ln740_97"   --->   Operation 6106 'sext' 'sext_ln740_240' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6107 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_98 = add i13 %sext_ln740_240, i13 %add_ln740_95"   --->   Operation 6107 'add' 'add_ln740_98' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6108 [1/1] (0.00ns)   --->   "%sext_ln740_316 = sext i13 %add_ln740_99"   --->   Operation 6108 'sext' 'sext_ln740_316' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6109 [1/1] (1.53ns)   --->   "%add_ln740_100 = add i14 %sext_ln740_316, i14 %sext_ln1171_138"   --->   Operation 6109 'add' 'add_ln740_100' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6110 [1/1] (0.00ns)   --->   "%sext_ln740_317 = sext i12 %add_ln740_101"   --->   Operation 6110 'sext' 'sext_ln740_317' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_102 = add i13 %sext_ln1171_1047, i13 %sext_ln1171_1052"   --->   Operation 6111 'add' 'add_ln740_102' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6112 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_103 = add i13 %add_ln740_102, i13 %sext_ln740_317"   --->   Operation 6112 'add' 'add_ln740_103' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6113 [1/1] (0.00ns)   --->   "%sext_ln740_320 = sext i12 %add_ln740_109"   --->   Operation 6113 'sext' 'sext_ln740_320' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6114 [1/1] (1.54ns)   --->   "%add_ln740_110 = add i13 %sext_ln740_320, i13 %sext_ln1171_1068"   --->   Operation 6114 'add' 'add_ln740_110' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_113 = add i14 %add_ln740_112, i14 %sext_ln717_58"   --->   Operation 6115 'add' 'add_ln740_113' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6116 [1/1] (0.00ns)   --->   "%sext_ln740_323 = sext i12 %add_ln740_115"   --->   Operation 6116 'sext' 'sext_ln740_323' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6117 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_116 = add i14 %sext_ln740_323, i14 %add_ln740_113"   --->   Operation 6117 'add' 'add_ln740_116' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6118 [1/1] (0.00ns)   --->   "%sext_ln740_325 = sext i10 %add_ln740_119"   --->   Operation 6118 'sext' 'sext_ln740_325' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6119 [1/1] (0.00ns)   --->   "%sext_ln740_326 = sext i12 %add_ln740_120"   --->   Operation 6119 'sext' 'sext_ln740_326' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_121 = add i13 %sext_ln740_326, i13 %sext_ln1171_1121"   --->   Operation 6120 'add' 'add_ln740_121' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6121 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_122 = add i13 %add_ln740_121, i13 %sext_ln740_325"   --->   Operation 6121 'add' 'add_ln740_122' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6122 [1/1] (0.00ns)   --->   "%sext_ln740_328 = sext i12 %add_ln740_125"   --->   Operation 6122 'sext' 'sext_ln740_328' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6123 [1/1] (0.00ns)   --->   "%sext_ln740_329 = sext i11 %add_ln740_126"   --->   Operation 6123 'sext' 'sext_ln740_329' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6124 [1/1] (1.54ns)   --->   "%add_ln740_127 = add i13 %sext_ln740_329, i13 %sext_ln740_328"   --->   Operation 6124 'add' 'add_ln740_127' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6125 [1/1] (0.00ns)   --->   "%sext_ln740_331 = sext i10 %add_ln740_133"   --->   Operation 6125 'sext' 'sext_ln740_331' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6126 [1/1] (0.00ns)   --->   "%sext_ln740_332 = sext i10 %add_ln740_134"   --->   Operation 6126 'sext' 'sext_ln740_332' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6127 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_135 = add i13 %sext_ln740_332, i13 %sext_ln1171_1167"   --->   Operation 6127 'add' 'add_ln740_135' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6128 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_136 = add i13 %add_ln740_135, i13 %sext_ln740_331"   --->   Operation 6128 'add' 'add_ln740_136' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_138 = add i13 %add_ln740_137, i13 %sext_ln1171_1175"   --->   Operation 6129 'add' 'add_ln740_138' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6130 [1/1] (0.00ns)   --->   "%sext_ln740_335 = sext i11 %add_ln740_140"   --->   Operation 6130 'sext' 'sext_ln740_335' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6131 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_141 = add i13 %sext_ln740_335, i13 %add_ln740_138"   --->   Operation 6131 'add' 'add_ln740_141' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6132 [1/1] (0.00ns)   --->   "%sext_ln740_337 = sext i11 %add_ln740_144"   --->   Operation 6132 'sext' 'sext_ln740_337' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6133 [1/1] (0.00ns)   --->   "%sext_ln740_339 = sext i12 %add_ln740_146"   --->   Operation 6133 'sext' 'sext_ln740_339' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6134 [1/1] (1.54ns)   --->   "%add_ln740_147 = add i13 %sext_ln740_339, i13 %sext_ln740_337"   --->   Operation 6134 'add' 'add_ln740_147' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6135 [1/1] (0.00ns)   --->   "%sext_ln740_344 = sext i9 %add_ln740_156"   --->   Operation 6135 'sext' 'sext_ln740_344' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_157 = add i12 %sext_ln740_344, i12 %sext_ln1171_1234"   --->   Operation 6136 'add' 'add_ln740_157' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6137 [1/1] (0.00ns)   --->   "%sext_ln740_346 = sext i11 %add_ln740_159"   --->   Operation 6137 'sext' 'sext_ln740_346' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6138 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_160 = add i12 %sext_ln740_346, i12 %add_ln740_157"   --->   Operation 6138 'add' 'add_ln740_160' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6139 [1/1] (0.00ns)   --->   "%sext_ln740_348 = sext i12 %add_ln740_162"   --->   Operation 6139 'sext' 'sext_ln740_348' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6140 [1/1] (0.00ns)   --->   "%sext_ln740_351 = sext i12 %add_ln740_165"   --->   Operation 6140 'sext' 'sext_ln740_351' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6141 [1/1] (1.54ns)   --->   "%add_ln740_166 = add i13 %sext_ln740_351, i13 %sext_ln740_348"   --->   Operation 6141 'add' 'add_ln740_166' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6142 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_169 = add i13 %add_ln740_168, i13 %sext_ln1171_1278"   --->   Operation 6142 'add' 'add_ln740_169' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6143 [1/1] (0.00ns)   --->   "%sext_ln740_353 = sext i11 %add_ln740_171"   --->   Operation 6143 'sext' 'sext_ln740_353' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6144 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_172 = add i13 %sext_ln740_353, i13 %add_ln740_169"   --->   Operation 6144 'add' 'add_ln740_172' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6145 [1/1] (0.00ns)   --->   "%sext_ln740_356 = sext i12 %add_ln740_174"   --->   Operation 6145 'sext' 'sext_ln740_356' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6146 [1/1] (0.00ns)   --->   "%sext_ln740_359 = sext i12 %add_ln740_177"   --->   Operation 6146 'sext' 'sext_ln740_359' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6147 [1/1] (1.54ns)   --->   "%add_ln740_178 = add i13 %sext_ln740_359, i13 %sext_ln740_356"   --->   Operation 6147 'add' 'add_ln740_178' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_183 = add i10 %sext_ln1171_1322, i10 %sext_ln1171_1327"   --->   Operation 6148 'add' 'add_ln740_183' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6149 [1/1] (3.02ns) (root node of TernaryAdder)   --->   "%add_ln740_184 = add i10 %add_ln740_183, i10 %sext_ln1171_1316"   --->   Operation 6149 'add' 'add_ln740_184' <Predicate = true> <Delay = 3.02> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6150 [1/1] (0.00ns)   --->   "%sext_ln740_362 = sext i12 %add_ln740_185"   --->   Operation 6150 'sext' 'sext_ln740_362' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6151 [1/1] (1.54ns)   --->   "%add_ln740_186 = add i13 %sext_ln740_362, i13 %sext_ln1171_1334"   --->   Operation 6151 'add' 'add_ln740_186' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6152 [1/1] (0.00ns)   --->   "%sext_ln740_364 = sext i9 %add_ln740_189"   --->   Operation 6152 'sext' 'sext_ln740_364' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6153 [1/1] (0.00ns)   --->   "%sext_ln740_365 = sext i11 %add_ln740_191"   --->   Operation 6153 'sext' 'sext_ln740_365' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6154 [1/1] (1.48ns)   --->   "%add_ln740_192 = add i12 %sext_ln740_365, i12 %sext_ln740_364"   --->   Operation 6154 'add' 'add_ln740_192' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6155 [1/1] (0.00ns)   --->   "%sext_ln740_369 = sext i12 %add_ln740_196"   --->   Operation 6155 'sext' 'sext_ln740_369' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6156 [1/1] (1.54ns)   --->   "%add_ln740_197 = add i13 %sext_ln740_369, i13 %sext_ln1171_1357"   --->   Operation 6156 'add' 'add_ln740_197' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_201 = add i13 %sext_ln1171_1378, i13 %sext_ln1171_1383"   --->   Operation 6157 'add' 'add_ln740_201' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6158 [1/1] (0.00ns)   --->   "%sext_ln740_372 = sext i12 %add_ln740_202"   --->   Operation 6158 'sext' 'sext_ln740_372' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6159 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_203 = add i13 %sext_ln740_372, i13 %add_ln740_201"   --->   Operation 6159 'add' 'add_ln740_203' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6160 [1/1] (0.00ns)   --->   "%sext_ln740_374 = sext i12 %add_ln740_207"   --->   Operation 6160 'sext' 'sext_ln740_374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_208 = add i13 %sext_ln740_374, i13 %sext_ln717_232"   --->   Operation 6161 'add' 'add_ln740_208' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6162 [1/1] (0.00ns)   --->   "%sext_ln740_375 = sext i11 %add_ln740_210"   --->   Operation 6162 'sext' 'sext_ln740_375' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6163 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_211 = add i13 %sext_ln740_375, i13 %add_ln740_208"   --->   Operation 6163 'add' 'add_ln740_211' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6164 [1/1] (0.00ns)   --->   "%sext_ln740_377 = sext i11 %add_ln740_213"   --->   Operation 6164 'sext' 'sext_ln740_377' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6165 [1/1] (0.00ns)   --->   "%sext_ln740_379 = sext i12 %add_ln740_216"   --->   Operation 6165 'sext' 'sext_ln740_379' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6166 [1/1] (1.54ns)   --->   "%add_ln740_217 = add i13 %sext_ln740_379, i13 %sext_ln740_377"   --->   Operation 6166 'add' 'add_ln740_217' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6167 [1/1] (0.00ns)   --->   "%sext_ln740_381 = sext i11 %add_ln740_220"   --->   Operation 6167 'sext' 'sext_ln740_381' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6168 [1/1] (0.00ns)   --->   "%sext_ln740_382 = sext i11 %add_ln740_222"   --->   Operation 6168 'sext' 'sext_ln740_382' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6169 [1/1] (1.48ns)   --->   "%add_ln740_223 = add i12 %sext_ln740_382, i12 %sext_ln740_381"   --->   Operation 6169 'add' 'add_ln740_223' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6170 [1/1] (0.00ns)   --->   "%sext_ln740_384 = sext i11 %add_ln740_225"   --->   Operation 6170 'sext' 'sext_ln740_384' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6171 [1/1] (0.00ns)   --->   "%sext_ln740_385 = sext i12 %add_ln740_226"   --->   Operation 6171 'sext' 'sext_ln740_385' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6172 [1/1] (0.00ns)   --->   "%sext_ln740_386 = sext i8 %add_ln740_227"   --->   Operation 6172 'sext' 'sext_ln740_386' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6173 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_228 = add i13 %sext_ln740_386, i13 %sext_ln740_385"   --->   Operation 6173 'add' 'add_ln740_228' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6174 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_229 = add i13 %add_ln740_228, i13 %sext_ln740_384"   --->   Operation 6174 'add' 'add_ln740_229' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6175 [1/1] (0.00ns)   --->   "%sext_ln740_388 = sext i12 %add_ln740_233"   --->   Operation 6175 'sext' 'sext_ln740_388' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_234 = add i13 %sext_ln740_388, i13 %sext_ln717_263"   --->   Operation 6176 'add' 'add_ln740_234' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6177 [1/1] (0.00ns)   --->   "%sext_ln740_390 = sext i12 %add_ln740_236"   --->   Operation 6177 'sext' 'sext_ln740_390' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6178 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_237 = add i13 %sext_ln740_390, i13 %add_ln740_234"   --->   Operation 6178 'add' 'add_ln740_237' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6179 [1/1] (0.00ns)   --->   "%sext_ln740_18 = sext i10 %add_ln740_245"   --->   Operation 6179 'sext' 'sext_ln740_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6180 [1/1] (0.00ns)   --->   "%sext_ln740_20 = sext i9 %add_ln740_247"   --->   Operation 6180 'sext' 'sext_ln740_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6181 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_248 = add i11 %sext_ln740_20, i11 %sext_ln740_18"   --->   Operation 6181 'add' 'add_ln740_248' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6182 [1/1] (0.00ns)   --->   "%sext_ln740_26 = sext i10 %add_ln740_254"   --->   Operation 6182 'sext' 'sext_ln740_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6183 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_255 = add i11 %sext_ln740_26, i11 %add_ln740_248"   --->   Operation 6183 'add' 'add_ln740_255' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6184 [1/1] (0.00ns)   --->   "%sext_ln740_39 = sext i11 %add_ln740_268"   --->   Operation 6184 'sext' 'sext_ln740_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6185 [1/1] (0.00ns)   --->   "%sext_ln740_51 = sext i10 %add_ln740_280"   --->   Operation 6185 'sext' 'sext_ln740_51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6186 [1/1] (1.48ns)   --->   "%add_ln740_281 = add i12 %sext_ln740_51, i12 %sext_ln740_39"   --->   Operation 6186 'add' 'add_ln740_281' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6187 [1/1] (0.00ns)   --->   "%sext_ln740_392 = sext i12 %add_ln740_284"   --->   Operation 6187 'sext' 'sext_ln740_392' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6188 [1/1] (1.54ns)   --->   "%add_ln740_285 = add i13 %sext_ln740_392, i13 %sext_ln1171_37"   --->   Operation 6188 'add' 'add_ln740_285' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6189 [1/1] (0.00ns)   --->   "%sext_ln740_395 = sext i12 %add_ln740_289"   --->   Operation 6189 'sext' 'sext_ln740_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6190 [1/1] (1.54ns)   --->   "%add_ln740_290 = add i13 %sext_ln740_395, i13 %sext_ln1171_369"   --->   Operation 6190 'add' 'add_ln740_290' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6191 [1/1] (0.00ns)   --->   "%sext_ln740_397 = sext i10 %add_ln740_291"   --->   Operation 6191 'sext' 'sext_ln740_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_292 = add i12 %sext_ln1171_788, i12 %sext_ln1171_880"   --->   Operation 6192 'add' 'add_ln740_292' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6193 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_293 = add i12 %add_ln740_292, i12 %sext_ln740_397"   --->   Operation 6193 'add' 'add_ln740_293' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6194 [1/1] (0.00ns)   --->   "%sext_ln740_401 = sext i13 %add_ln740_303"   --->   Operation 6194 'sext' 'sext_ln740_401' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6195 [1/1] (0.00ns)   --->   "%sext_ln740_402 = sext i11 %add_ln740_305"   --->   Operation 6195 'sext' 'sext_ln740_402' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6196 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_306 = add i14 %sext_ln740_402, i14 %add_ln740_304"   --->   Operation 6196 'add' 'add_ln740_306' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6197 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_307 = add i14 %add_ln740_306, i14 %sext_ln740_401"   --->   Operation 6197 'add' 'add_ln740_307' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6198 [1/1] (0.00ns)   --->   "%sext_ln740_403 = sext i12 %add_ln740_311"   --->   Operation 6198 'sext' 'sext_ln740_403' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6199 [1/1] (0.00ns)   --->   "%sext_ln740_404 = sext i13 %add_ln740_312"   --->   Operation 6199 'sext' 'sext_ln740_404' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6200 [1/1] (0.00ns)   --->   "%sext_ln740_405 = sext i13 %add_ln740_313"   --->   Operation 6200 'sext' 'sext_ln740_405' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_314 = add i14 %sext_ln740_405, i14 %sext_ln740_404"   --->   Operation 6201 'add' 'add_ln740_314' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6202 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_315 = add i14 %add_ln740_314, i14 %sext_ln740_403"   --->   Operation 6202 'add' 'add_ln740_315' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6203 [1/1] (0.00ns)   --->   "%sext_ln740_406 = sext i9 %add_ln740_317"   --->   Operation 6203 'sext' 'sext_ln740_406' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6204 [1/1] (0.00ns)   --->   "%sext_ln740_407 = sext i13 %add_ln740_318"   --->   Operation 6204 'sext' 'sext_ln740_407' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6205 [1/1] (0.00ns)   --->   "%sext_ln740_408 = sext i13 %add_ln740_319"   --->   Operation 6205 'sext' 'sext_ln740_408' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_320 = add i14 %sext_ln740_408, i14 %sext_ln740_407"   --->   Operation 6206 'add' 'add_ln740_320' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6207 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_321 = add i14 %add_ln740_320, i14 %sext_ln740_406"   --->   Operation 6207 'add' 'add_ln740_321' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6208 [1/1] (0.00ns)   --->   "%sext_ln740_413 = sext i11 %add_ln740_330"   --->   Operation 6208 'sext' 'sext_ln740_413' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6209 [1/1] (0.00ns)   --->   "%sext_ln740_414 = sext i11 %add_ln740_331"   --->   Operation 6209 'sext' 'sext_ln740_414' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6210 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_333 = add i14 %add_ln740_332, i14 %sext_ln740_414"   --->   Operation 6210 'add' 'add_ln740_333' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6211 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_334 = add i14 %add_ln740_333, i14 %sext_ln740_413"   --->   Operation 6211 'add' 'add_ln740_334' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6212 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_340 = add i14 %sext_ln717_94, i14 %sext_ln717_96"   --->   Operation 6212 'add' 'add_ln740_340' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6213 [1/1] (0.00ns)   --->   "%sext_ln740_416 = sext i10 %add_ln740_341"   --->   Operation 6213 'sext' 'sext_ln740_416' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6214 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_342 = add i14 %sext_ln740_416, i14 %add_ln740_340"   --->   Operation 6214 'add' 'add_ln740_342' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6215 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_345 = add i12 %add_ln740_344, i12 %sext_ln1171_1159"   --->   Operation 6215 'add' 'add_ln740_345' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6216 [1/1] (0.00ns)   --->   "%sext_ln740_419 = sext i11 %add_ln740_348"   --->   Operation 6216 'sext' 'sext_ln740_419' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6217 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_349 = add i12 %sext_ln740_419, i12 %add_ln740_345"   --->   Operation 6217 'add' 'add_ln740_349' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6218 [1/1] (0.00ns)   --->   "%sext_ln740_421 = sext i12 %add_ln740_353"   --->   Operation 6218 'sext' 'sext_ln740_421' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6219 [1/1] (0.00ns)   --->   "%sext_ln740_422 = sext i13 %add_ln740_354"   --->   Operation 6219 'sext' 'sext_ln740_422' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6220 [1/1] (1.53ns)   --->   "%add_ln740_355 = add i14 %sext_ln740_422, i14 %sext_ln740_421"   --->   Operation 6220 'add' 'add_ln740_355' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6221 [1/1] (0.00ns)   --->   "%sext_ln740_423 = sext i11 %add_ln740_357"   --->   Operation 6221 'sext' 'sext_ln740_423' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6222 [1/1] (1.48ns)   --->   "%add_ln740_358 = add i12 %sext_ln740_423, i12 %sext_ln1171_1191"   --->   Operation 6222 'add' 'add_ln740_358' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6223 [1/1] (0.00ns)   --->   "%sext_ln740_425 = sext i12 %add_ln740_359"   --->   Operation 6223 'sext' 'sext_ln740_425' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6224 [1/1] (0.00ns)   --->   "%sext_ln740_426 = sext i12 %add_ln740_360"   --->   Operation 6224 'sext' 'sext_ln740_426' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6225 [1/1] (1.54ns)   --->   "%add_ln740_361 = add i13 %sext_ln740_426, i13 %sext_ln740_425"   --->   Operation 6225 'add' 'add_ln740_361' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6226 [1/1] (0.00ns)   --->   "%sext_ln740_429 = sext i12 %add_ln740_366"   --->   Operation 6226 'sext' 'sext_ln740_429' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6227 [1/1] (0.00ns)   --->   "%sext_ln740_430 = sext i11 %add_ln740_367"   --->   Operation 6227 'sext' 'sext_ln740_430' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6228 [1/1] (0.00ns)   --->   "%sext_ln740_431 = sext i12 %add_ln740_368"   --->   Operation 6228 'sext' 'sext_ln740_431' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6229 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_369 = add i13 %sext_ln740_431, i13 %sext_ln740_430"   --->   Operation 6229 'add' 'add_ln740_369' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6230 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_370 = add i13 %add_ln740_369, i13 %sext_ln740_429"   --->   Operation 6230 'add' 'add_ln740_370' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6231 [1/1] (0.00ns)   --->   "%sext_ln740_434 = sext i12 %add_ln740_372"   --->   Operation 6231 'sext' 'sext_ln740_434' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6232 [1/1] (0.00ns)   --->   "%sext_ln740_437 = sext i12 %add_ln740_375"   --->   Operation 6232 'sext' 'sext_ln740_437' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6233 [1/1] (1.54ns)   --->   "%add_ln740_376 = add i13 %sext_ln740_437, i13 %sext_ln740_434"   --->   Operation 6233 'add' 'add_ln740_376' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6234 [1/1] (0.00ns)   --->   "%sext_ln740_440 = sext i11 %add_ln740_379"   --->   Operation 6234 'sext' 'sext_ln740_440' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6235 [1/1] (0.00ns)   --->   "%sext_ln740_441 = sext i10 %add_ln740_380"   --->   Operation 6235 'sext' 'sext_ln740_441' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6236 [1/1] (0.00ns)   --->   "%sext_ln740_442 = sext i11 %add_ln740_381"   --->   Operation 6236 'sext' 'sext_ln740_442' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6237 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_382 = add i12 %sext_ln740_442, i12 %sext_ln740_441"   --->   Operation 6237 'add' 'add_ln740_382' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6238 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_383 = add i12 %add_ln740_382, i12 %sext_ln740_440"   --->   Operation 6238 'add' 'add_ln740_383' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6239 [1/1] (0.00ns)   --->   "%sext_ln740_445 = sext i11 %add_ln740_385"   --->   Operation 6239 'sext' 'sext_ln740_445' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6240 [1/1] (0.00ns)   --->   "%sext_ln740_446 = sext i12 %add_ln740_386"   --->   Operation 6240 'sext' 'sext_ln740_446' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6241 [1/1] (0.00ns)   --->   "%sext_ln740_447 = sext i11 %add_ln740_387"   --->   Operation 6241 'sext' 'sext_ln740_447' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6242 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_388 = add i13 %sext_ln740_447, i13 %sext_ln740_446"   --->   Operation 6242 'add' 'add_ln740_388' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6243 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_389 = add i13 %add_ln740_388, i13 %sext_ln740_445"   --->   Operation 6243 'add' 'add_ln740_389' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6244 [1/1] (0.00ns)   --->   "%sext_ln740_449 = sext i12 %add_ln740_395"   --->   Operation 6244 'sext' 'sext_ln740_449' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6245 [1/1] (0.00ns)   --->   "%sext_ln740_451 = sext i11 %add_ln740_398"   --->   Operation 6245 'sext' 'sext_ln740_451' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6246 [1/1] (1.54ns)   --->   "%add_ln740_399 = add i13 %sext_ln740_451, i13 %sext_ln740_449"   --->   Operation 6246 'add' 'add_ln740_399' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6247 [1/1] (0.00ns)   --->   "%sext_ln740_453 = sext i12 %add_ln740_400"   --->   Operation 6247 'sext' 'sext_ln740_453' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6248 [1/1] (1.54ns)   --->   "%add_ln740_401 = add i13 %sext_ln740_453, i13 %sext_ln1171_1310"   --->   Operation 6248 'add' 'add_ln740_401' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6249 [1/1] (0.00ns)   --->   "%sext_ln740_458 = sext i11 %add_ln740_408"   --->   Operation 6249 'sext' 'sext_ln740_458' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6250 [1/1] (0.00ns)   --->   "%sext_ln740_461 = sext i11 %add_ln740_411"   --->   Operation 6250 'sext' 'sext_ln740_461' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6251 [1/1] (1.48ns)   --->   "%add_ln740_412 = add i12 %sext_ln740_461, i12 %sext_ln740_458"   --->   Operation 6251 'add' 'add_ln740_412' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6252 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_415 = add i11 %sext_ln1171_1365, i11 %sext_ln1171_1368"   --->   Operation 6252 'add' 'add_ln740_415' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6253 [1/1] (0.00ns)   --->   "%sext_ln740_463 = sext i10 %add_ln740_416"   --->   Operation 6253 'sext' 'sext_ln740_463' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6254 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_417 = add i11 %sext_ln740_463, i11 %add_ln740_415"   --->   Operation 6254 'add' 'add_ln740_417' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6255 [1/1] (0.00ns)   --->   "%sext_ln740_465 = sext i13 %add_ln740_422"   --->   Operation 6255 'sext' 'sext_ln740_465' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6256 [1/1] (0.00ns)   --->   "%sext_ln740_466 = sext i10 %add_ln740_424"   --->   Operation 6256 'sext' 'sext_ln740_466' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6257 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_425 = add i14 %sext_ln740_466, i14 %add_ln740_423"   --->   Operation 6257 'add' 'add_ln740_425' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6258 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_426 = add i14 %add_ln740_425, i14 %sext_ln740_465"   --->   Operation 6258 'add' 'add_ln740_426' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6259 [1/1] (0.00ns)   --->   "%sext_ln740_467 = sext i13 %add_ln740_428"   --->   Operation 6259 'sext' 'sext_ln740_467' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6260 [1/1] (0.00ns)   --->   "%sext_ln740_469 = sext i12 %add_ln740_431"   --->   Operation 6260 'sext' 'sext_ln740_469' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6261 [1/1] (1.53ns)   --->   "%add_ln740_432 = add i14 %sext_ln740_469, i14 %sext_ln740_467"   --->   Operation 6261 'add' 'add_ln740_432' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6262 [1/1] (1.41ns)   --->   "%add_ln740_434 = add i11 %sext_ln1171_1418, i11 %sext_ln1171_1420"   --->   Operation 6262 'add' 'add_ln740_434' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6263 [1/1] (0.00ns)   --->   "%sext_ln740_470 = sext i11 %add_ln740_434"   --->   Operation 6263 'sext' 'sext_ln740_470' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6264 [1/1] (1.48ns)   --->   "%add_ln740_435 = add i12 %sext_ln740_470, i12 %sext_ln1171_1413"   --->   Operation 6264 'add' 'add_ln740_435' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6265 [1/1] (0.00ns)   --->   "%sext_ln740_476 = sext i12 %add_ln740_441"   --->   Operation 6265 'sext' 'sext_ln740_476' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6266 [1/1] (0.00ns)   --->   "%sext_ln740_479 = sext i12 %add_ln740_444"   --->   Operation 6266 'sext' 'sext_ln740_479' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6267 [1/1] (1.54ns)   --->   "%add_ln740_445 = add i13 %sext_ln740_479, i13 %sext_ln740_476"   --->   Operation 6267 'add' 'add_ln740_445' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6268 [1/1] (0.00ns)   --->   "%sext_ln740_481 = sext i11 %add_ln740_450"   --->   Operation 6268 'sext' 'sext_ln740_481' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6269 [1/1] (0.00ns)   --->   "%sext_ln740_484 = sext i10 %add_ln740_453"   --->   Operation 6269 'sext' 'sext_ln740_484' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6270 [1/1] (1.48ns)   --->   "%add_ln740_454 = add i12 %sext_ln740_484, i12 %sext_ln740_481"   --->   Operation 6270 'add' 'add_ln740_454' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6271 [1/1] (0.00ns)   --->   "%sext_ln740_78 = sext i10 %add_ln740_481"   --->   Operation 6271 'sext' 'sext_ln740_78' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6272 [1/1] (0.00ns)   --->   "%sext_ln740_84 = sext i9 %add_ln740_487"   --->   Operation 6272 'sext' 'sext_ln740_84' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6273 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_488 = add i11 %sext_ln740_84, i11 %sext_ln740_78"   --->   Operation 6273 'add' 'add_ln740_488' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6274 [1/1] (0.00ns)   --->   "%sext_ln740_97 = sext i10 %add_ln740_501"   --->   Operation 6274 'sext' 'sext_ln740_97' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6275 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_502 = add i11 %sext_ln740_97, i11 %add_ln740_488"   --->   Operation 6275 'add' 'add_ln740_502' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6276 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_505 = add i13 %sext_ln1171_169, i13 %sext_ln717_3"   --->   Operation 6276 'add' 'add_ln740_505' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6277 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_506 = add i13 %add_ln740_505, i13 %sext_ln1171_44"   --->   Operation 6277 'add' 'add_ln740_506' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6278 [1/1] (0.00ns)   --->   "%sext_ln740_490 = sext i13 %add_ln740_507"   --->   Operation 6278 'sext' 'sext_ln740_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6279 [1/1] (1.53ns)   --->   "%add_ln740_508 = add i14 %sext_ln740_490, i14 %sext_ln717_4"   --->   Operation 6279 'add' 'add_ln740_508' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6280 [1/1] (0.00ns)   --->   "%sext_ln740_491 = sext i12 %add_ln740_511"   --->   Operation 6280 'sext' 'sext_ln740_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6281 [1/1] (0.00ns)   --->   "%sext_ln740_492 = sext i13 %add_ln740_512"   --->   Operation 6281 'sext' 'sext_ln740_492' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6282 [1/1] (0.00ns)   --->   "%sext_ln740_493 = sext i13 %add_ln740_513"   --->   Operation 6282 'sext' 'sext_ln740_493' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_514 = add i14 %sext_ln740_493, i14 %sext_ln740_492"   --->   Operation 6283 'add' 'add_ln740_514' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6284 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_515 = add i14 %add_ln740_514, i14 %sext_ln740_491"   --->   Operation 6284 'add' 'add_ln740_515' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6285 [1/1] (0.00ns)   --->   "%sext_ln740_494 = sext i12 %add_ln740_517"   --->   Operation 6285 'sext' 'sext_ln740_494' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6286 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_518 = add i13 %sext_ln740_494, i13 %sext_ln1171_979"   --->   Operation 6286 'add' 'add_ln740_518' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6287 [1/1] (0.00ns)   --->   "%sext_ln740_496 = sext i11 %add_ln740_520"   --->   Operation 6287 'sext' 'sext_ln740_496' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6288 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_521 = add i13 %sext_ln740_496, i13 %add_ln740_518"   --->   Operation 6288 'add' 'add_ln740_521' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6289 [1/1] (0.00ns)   --->   "%sext_ln740_498 = sext i10 %add_ln740_523"   --->   Operation 6289 'sext' 'sext_ln740_498' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6290 [1/1] (0.00ns)   --->   "%sext_ln740_499 = sext i12 %add_ln740_524"   --->   Operation 6290 'sext' 'sext_ln740_499' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6291 [1/1] (0.00ns)   --->   "%sext_ln740_500 = sext i12 %add_ln740_525"   --->   Operation 6291 'sext' 'sext_ln740_500' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6292 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_526 = add i13 %sext_ln740_500, i13 %sext_ln740_499"   --->   Operation 6292 'add' 'add_ln740_526' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6293 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_527 = add i13 %add_ln740_526, i13 %sext_ln740_498"   --->   Operation 6293 'add' 'add_ln740_527' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6294 [1/1] (1.48ns)   --->   "%add_ln740_530 = add i12 %sext_ln1171_1049, i12 %sext_ln1171_1051"   --->   Operation 6294 'add' 'add_ln740_530' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6295 [1/1] (0.00ns)   --->   "%sext_ln740_505 = sext i10 %add_ln740_536"   --->   Operation 6295 'sext' 'sext_ln740_505' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6296 [1/1] (0.00ns)   --->   "%sext_ln740_506 = sext i13 %add_ln740_537"   --->   Operation 6296 'sext' 'sext_ln740_506' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6297 [1/1] (0.00ns)   --->   "%sext_ln740_507 = sext i13 %add_ln740_538"   --->   Operation 6297 'sext' 'sext_ln740_507' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6298 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_539 = add i14 %sext_ln740_507, i14 %sext_ln740_506"   --->   Operation 6298 'add' 'add_ln740_539' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6299 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_540 = add i14 %add_ln740_539, i14 %sext_ln740_505"   --->   Operation 6299 'add' 'add_ln740_540' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6300 [1/1] (1.41ns)   --->   "%add_ln740_545 = add i11 %sext_ln717_68, i11 %sext_ln717_69"   --->   Operation 6300 'add' 'add_ln740_545' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6301 [1/1] (0.00ns)   --->   "%sext_ln740_511 = sext i12 %add_ln740_548"   --->   Operation 6301 'sext' 'sext_ln740_511' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6302 [1/1] (1.54ns)   --->   "%add_ln740_549 = add i13 %sext_ln740_511, i13 %sext_ln1171_1116"   --->   Operation 6302 'add' 'add_ln740_549' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_557 = add i14 %sext_ln717_95, i14 %sext_ln717_97"   --->   Operation 6303 'add' 'add_ln740_557' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6304 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_558 = add i14 %add_ln740_557, i14 %sext_ln717_91"   --->   Operation 6304 'add' 'add_ln740_558' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6305 [1/1] (1.30ns)   --->   "%add_ln740_559 = add i9 %sext_ln1171_1155, i9 %sext_ln1171_1158"   --->   Operation 6305 'add' 'add_ln740_559' <Predicate = true> <Delay = 1.30> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6306 [1/1] (0.00ns)   --->   "%sext_ln740_515 = sext i9 %add_ln740_559"   --->   Operation 6306 'sext' 'sext_ln740_515' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6307 [1/1] (1.41ns)   --->   "%add_ln740_560 = add i11 %sext_ln740_515, i11 %sext_ln1171_1150"   --->   Operation 6307 'add' 'add_ln740_560' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6308 [1/1] (0.00ns)   --->   "%sext_ln740_517 = sext i11 %add_ln740_563"   --->   Operation 6308 'sext' 'sext_ln740_517' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6309 [1/1] (0.00ns)   --->   "%sext_ln740_518 = sext i9 %add_ln740_564"   --->   Operation 6309 'sext' 'sext_ln740_518' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6310 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_566 = add i14 %add_ln740_565, i14 %sext_ln740_518"   --->   Operation 6310 'add' 'add_ln740_566' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6311 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_567 = add i14 %add_ln740_566, i14 %sext_ln740_517"   --->   Operation 6311 'add' 'add_ln740_567' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6312 [1/1] (0.00ns)   --->   "%sext_ln740_522 = sext i12 %add_ln740_575"   --->   Operation 6312 'sext' 'sext_ln740_522' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6313 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_576 = add i13 %sext_ln740_522, i13 %sext_ln717_134"   --->   Operation 6313 'add' 'add_ln740_576' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6314 [1/1] (0.00ns)   --->   "%sext_ln740_525 = sext i11 %add_ln740_579"   --->   Operation 6314 'sext' 'sext_ln740_525' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6315 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_580 = add i13 %sext_ln740_525, i13 %add_ln740_576"   --->   Operation 6315 'add' 'add_ln740_580' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6316 [1/1] (0.00ns)   --->   "%sext_ln740_528 = sext i11 %add_ln740_584"   --->   Operation 6316 'sext' 'sext_ln740_528' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6317 [1/1] (0.00ns)   --->   "%sext_ln740_529 = sext i11 %add_ln740_586"   --->   Operation 6317 'sext' 'sext_ln740_529' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6318 [1/1] (1.48ns)   --->   "%add_ln740_587 = add i12 %sext_ln740_529, i12 %sext_ln740_528"   --->   Operation 6318 'add' 'add_ln740_587' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6319 [1/1] (0.00ns)   --->   "%sext_ln740_531 = sext i11 %add_ln740_589"   --->   Operation 6319 'sext' 'sext_ln740_531' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6320 [1/1] (0.00ns)   --->   "%sext_ln740_534 = sext i11 %add_ln740_592"   --->   Operation 6320 'sext' 'sext_ln740_534' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6321 [1/1] (1.48ns)   --->   "%add_ln740_593 = add i12 %sext_ln740_534, i12 %sext_ln740_531"   --->   Operation 6321 'add' 'add_ln740_593' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6322 [1/1] (0.00ns)   --->   "%sext_ln740_538 = sext i12 %add_ln740_597"   --->   Operation 6322 'sext' 'sext_ln740_538' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_598 = add i13 %sext_ln1171_1297, i13 %sext_ln1171_1301"   --->   Operation 6323 'add' 'add_ln740_598' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6324 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_599 = add i13 %add_ln740_598, i13 %sext_ln740_538"   --->   Operation 6324 'add' 'add_ln740_599' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6325 [1/1] (0.00ns)   --->   "%sext_ln740_540 = sext i12 %add_ln740_602"   --->   Operation 6325 'sext' 'sext_ln740_540' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6326 [1/1] (0.00ns)   --->   "%sext_ln740_543 = sext i12 %add_ln740_605"   --->   Operation 6326 'sext' 'sext_ln740_543' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6327 [1/1] (1.54ns)   --->   "%add_ln740_606 = add i13 %sext_ln740_543, i13 %sext_ln740_540"   --->   Operation 6327 'add' 'add_ln740_606' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6328 [1/1] (0.00ns)   --->   "%sext_ln740_546 = sext i11 %add_ln740_612"   --->   Operation 6328 'sext' 'sext_ln740_546' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_614 = add i13 %add_ln740_613, i13 %sext_ln717_201"   --->   Operation 6329 'add' 'add_ln740_614' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6330 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_615 = add i13 %add_ln740_614, i13 %sext_ln740_546"   --->   Operation 6330 'add' 'add_ln740_615' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6331 [1/1] (0.00ns)   --->   "%sext_ln740_549 = sext i13 %add_ln740_617"   --->   Operation 6331 'sext' 'sext_ln740_549' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6332 [1/1] (0.00ns)   --->   "%sext_ln740_550 = sext i12 %add_ln740_618"   --->   Operation 6332 'sext' 'sext_ln740_550' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6333 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_620 = add i14 %add_ln740_619, i14 %sext_ln740_550"   --->   Operation 6333 'add' 'add_ln740_620' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6334 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_621 = add i14 %add_ln740_620, i14 %sext_ln740_549"   --->   Operation 6334 'add' 'add_ln740_621' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6335 [1/1] (0.00ns)   --->   "%sext_ln740_551 = sext i12 %add_ln740_624"   --->   Operation 6335 'sext' 'sext_ln740_551' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6336 [1/1] (0.00ns)   --->   "%sext_ln740_552 = sext i12 %add_ln740_625"   --->   Operation 6336 'sext' 'sext_ln740_552' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6337 [1/1] (0.00ns)   --->   "%sext_ln740_553 = sext i11 %add_ln740_626"   --->   Operation 6337 'sext' 'sext_ln740_553' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_627 = add i13 %sext_ln740_553, i13 %sext_ln740_552"   --->   Operation 6338 'add' 'add_ln740_627' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6339 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_628 = add i13 %add_ln740_627, i13 %sext_ln740_551"   --->   Operation 6339 'add' 'add_ln740_628' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6340 [1/1] (0.00ns)   --->   "%sext_ln740_555 = sext i12 %add_ln740_630"   --->   Operation 6340 'sext' 'sext_ln740_555' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6341 [1/1] (0.00ns)   --->   "%sext_ln740_558 = sext i12 %add_ln740_633"   --->   Operation 6341 'sext' 'sext_ln740_558' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6342 [1/1] (1.54ns)   --->   "%add_ln740_634 = add i13 %sext_ln740_558, i13 %sext_ln740_555"   --->   Operation 6342 'add' 'add_ln740_634' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6343 [1/1] (0.00ns)   --->   "%sext_ln740_566 = sext i11 %add_ln740_643"   --->   Operation 6343 'sext' 'sext_ln740_566' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6344 [1/1] (0.00ns)   --->   "%sext_ln740_568 = sext i11 %add_ln740_646"   --->   Operation 6344 'sext' 'sext_ln740_568' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6345 [1/1] (1.48ns)   --->   "%add_ln740_647 = add i12 %sext_ln740_568, i12 %sext_ln740_566"   --->   Operation 6345 'add' 'add_ln740_647' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6346 [1/1] (0.00ns)   --->   "%sext_ln740_122 = sext i11 %add_ln740_673"   --->   Operation 6346 'sext' 'sext_ln740_122' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6347 [1/1] (0.00ns)   --->   "%sext_ln740_135 = sext i11 %add_ln740_686"   --->   Operation 6347 'sext' 'sext_ln740_135' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6348 [1/1] (1.48ns)   --->   "%add_ln740_687 = add i12 %sext_ln740_135, i12 %sext_ln740_122"   --->   Operation 6348 'add' 'add_ln740_687' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6349 [1/1] (0.00ns)   --->   "%sext_ln740_147 = sext i10 %add_ln740_698"   --->   Operation 6349 'sext' 'sext_ln740_147' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6350 [1/1] (0.00ns)   --->   "%sext_ln740_160 = sext i10 %add_ln740_711"   --->   Operation 6350 'sext' 'sext_ln740_160' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6351 [1/1] (1.41ns)   --->   "%add_ln740_712 = add i11 %sext_ln740_160, i11 %sext_ln740_147"   --->   Operation 6351 'add' 'add_ln740_712' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6352 [1/1] (0.00ns)   --->   "%sext_ln740_571 = sext i10 %add_ln740_715"   --->   Operation 6352 'sext' 'sext_ln740_571' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6353 [1/1] (1.48ns)   --->   "%add_ln740_716 = add i12 %sext_ln740_571, i12 %sext_ln1171_58"   --->   Operation 6353 'add' 'add_ln740_716' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6354 [1/1] (1.41ns)   --->   "%add_ln740_723 = add i11 %sext_ln1171_820, i11 %sext_ln717_15"   --->   Operation 6354 'add' 'add_ln740_723' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6355 [1/1] (0.00ns)   --->   "%sext_ln740_577 = sext i11 %add_ln740_727"   --->   Operation 6355 'sext' 'sext_ln740_577' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6356 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_728 = add i12 %sext_ln740_577, i12 %sext_ln1171_910"   --->   Operation 6356 'add' 'add_ln740_728' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6357 [1/1] (0.00ns)   --->   "%sext_ln740_580 = sext i11 %add_ln740_731"   --->   Operation 6357 'sext' 'sext_ln740_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6358 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_732 = add i12 %sext_ln740_580, i12 %add_ln740_728"   --->   Operation 6358 'add' 'add_ln740_732' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6359 [1/1] (0.00ns)   --->   "%sext_ln740_582 = sext i12 %add_ln740_733"   --->   Operation 6359 'sext' 'sext_ln740_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6360 [1/1] (1.54ns)   --->   "%add_ln740_734 = add i13 %sext_ln740_582, i13 %sext_ln1171_1006"   --->   Operation 6360 'add' 'add_ln740_734' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6361 [1/1] (0.00ns)   --->   "%sext_ln740_584 = sext i12 %add_ln740_735"   --->   Operation 6361 'sext' 'sext_ln740_584' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6362 [1/1] (0.00ns)   --->   "%sext_ln740_585 = sext i12 %add_ln740_736"   --->   Operation 6362 'sext' 'sext_ln740_585' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6363 [1/1] (1.54ns)   --->   "%add_ln740_737 = add i13 %sext_ln740_585, i13 %sext_ln740_584"   --->   Operation 6363 'add' 'add_ln740_737' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6364 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_741 = add i12 %sext_ln1171_1049, i12 %sext_ln717_44"   --->   Operation 6364 'add' 'add_ln740_741' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6365 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_742 = add i12 %add_ln740_741, i12 %sext_ln1171_1046"   --->   Operation 6365 'add' 'add_ln740_742' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6366 [1/1] (0.00ns)   --->   "%sext_ln740_592 = sext i12 %add_ln740_747"   --->   Operation 6366 'sext' 'sext_ln740_592' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6367 [1/1] (1.54ns)   --->   "%add_ln740_748 = add i13 %sext_ln740_592, i13 %sext_ln717_49"   --->   Operation 6367 'add' 'add_ln740_748' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6368 [1/1] (0.00ns)   --->   "%sext_ln740_594 = sext i8 %add_ln740_749"   --->   Operation 6368 'sext' 'sext_ln740_594' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_750 = add i13 %sext_ln1171_1077, i13 %sext_ln1171_1082"   --->   Operation 6369 'add' 'add_ln740_750' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6370 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_751 = add i13 %add_ln740_750, i13 %sext_ln740_594"   --->   Operation 6370 'add' 'add_ln740_751' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6371 [1/1] (0.00ns)   --->   "%sext_ln740_596 = sext i12 %add_ln740_754"   --->   Operation 6371 'sext' 'sext_ln740_596' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6372 [1/1] (1.54ns)   --->   "%add_ln740_755 = add i13 %sext_ln740_596, i13 %sext_ln1171_1087"   --->   Operation 6372 'add' 'add_ln740_755' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6373 [1/1] (0.00ns)   --->   "%sext_ln740_598 = sext i13 %add_ln740_756"   --->   Operation 6373 'sext' 'sext_ln740_598' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6374 [1/1] (0.00ns)   --->   "%sext_ln740_599 = sext i11 %add_ln740_757"   --->   Operation 6374 'sext' 'sext_ln740_599' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6375 [1/1] (1.53ns)   --->   "%add_ln740_758 = add i14 %sext_ln740_599, i14 %sext_ln740_598"   --->   Operation 6375 'add' 'add_ln740_758' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_760 = add i12 %sext_ln717_67, i12 %sext_ln1171_1117"   --->   Operation 6376 'add' 'add_ln740_760' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6377 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_761 = add i12 %add_ln740_760, i12 %sext_ln1171_1106"   --->   Operation 6377 'add' 'add_ln740_761' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6378 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_769 = add i14 %sext_ln717_90, i14 %sext_ln717_92"   --->   Operation 6378 'add' 'add_ln740_769' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6379 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_770 = add i14 %add_ln740_769, i14 %sext_ln717_83"   --->   Operation 6379 'add' 'add_ln740_770' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6380 [1/1] (0.00ns)   --->   "%sext_ln740_604 = sext i12 %add_ln740_771"   --->   Operation 6380 'sext' 'sext_ln740_604' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6381 [1/1] (0.00ns)   --->   "%sext_ln740_605 = sext i12 %add_ln740_772"   --->   Operation 6381 'sext' 'sext_ln740_605' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6382 [1/1] (1.54ns)   --->   "%add_ln740_773 = add i13 %sext_ln740_605, i13 %sext_ln740_604"   --->   Operation 6382 'add' 'add_ln740_773' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6383 [1/1] (0.00ns)   --->   "%sext_ln740_608 = sext i11 %add_ln740_776"   --->   Operation 6383 'sext' 'sext_ln740_608' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6384 [1/1] (0.00ns)   --->   "%sext_ln740_609 = sext i11 %add_ln740_777"   --->   Operation 6384 'sext' 'sext_ln740_609' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6385 [1/1] (0.00ns)   --->   "%sext_ln740_610 = sext i12 %add_ln740_778"   --->   Operation 6385 'sext' 'sext_ln740_610' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_779 = add i13 %sext_ln740_610, i13 %sext_ln740_609"   --->   Operation 6386 'add' 'add_ln740_779' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6387 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_780 = add i13 %add_ln740_779, i13 %sext_ln740_608"   --->   Operation 6387 'add' 'add_ln740_780' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6388 [1/1] (0.00ns)   --->   "%sext_ln740_615 = sext i12 %add_ln740_789"   --->   Operation 6388 'sext' 'sext_ln740_615' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6389 [1/1] (0.00ns)   --->   "%sext_ln740_617 = sext i11 %add_ln740_792"   --->   Operation 6389 'sext' 'sext_ln740_617' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6390 [1/1] (1.54ns)   --->   "%add_ln740_793 = add i13 %sext_ln740_617, i13 %sext_ln740_615"   --->   Operation 6390 'add' 'add_ln740_793' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_798 = add i13 %sext_ln1171_1210, i13 %sext_ln1171_1214"   --->   Operation 6391 'add' 'add_ln740_798' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6392 [1/1] (0.00ns)   --->   "%sext_ln740_621 = sext i11 %add_ln740_799"   --->   Operation 6392 'sext' 'sext_ln740_621' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6393 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_800 = add i13 %sext_ln740_621, i13 %add_ln740_798"   --->   Operation 6393 'add' 'add_ln740_800' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6394 [1/1] (0.00ns)   --->   "%sext_ln740_623 = sext i10 %add_ln740_803"   --->   Operation 6394 'sext' 'sext_ln740_623' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6395 [1/1] (0.00ns)   --->   "%sext_ln740_625 = sext i12 %add_ln740_806"   --->   Operation 6395 'sext' 'sext_ln740_625' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6396 [1/1] (1.54ns)   --->   "%add_ln740_807 = add i13 %sext_ln740_625, i13 %sext_ln740_623"   --->   Operation 6396 'add' 'add_ln740_807' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6397 [1/1] (0.00ns)   --->   "%sext_ln740_628 = sext i12 %add_ln740_811"   --->   Operation 6397 'sext' 'sext_ln740_628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6398 [1/1] (0.00ns)   --->   "%sext_ln740_629 = sext i12 %add_ln740_812"   --->   Operation 6398 'sext' 'sext_ln740_629' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6399 [1/1] (1.54ns)   --->   "%add_ln740_813 = add i13 %sext_ln740_629, i13 %sext_ln740_628"   --->   Operation 6399 'add' 'add_ln740_813' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6400 [1/1] (0.00ns)   --->   "%sext_ln740_631 = sext i11 %add_ln740_816"   --->   Operation 6400 'sext' 'sext_ln740_631' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6401 [1/1] (0.00ns)   --->   "%sext_ln740_633 = sext i12 %add_ln740_819"   --->   Operation 6401 'sext' 'sext_ln740_633' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6402 [1/1] (1.54ns)   --->   "%add_ln740_820 = add i13 %sext_ln740_633, i13 %sext_ln740_631"   --->   Operation 6402 'add' 'add_ln740_820' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6403 [1/1] (0.00ns)   --->   "%sext_ln740_635 = sext i12 %add_ln740_825"   --->   Operation 6403 'sext' 'sext_ln740_635' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6404 [1/1] (1.54ns)   --->   "%add_ln740_826 = add i13 %sext_ln740_635, i13 %sext_ln1171_1286"   --->   Operation 6404 'add' 'add_ln740_826' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6405 [1/1] (1.53ns)   --->   "%add_ln740_827 = add i14 %sext_ln717_183, i14 %sext_ln717_185"   --->   Operation 6405 'add' 'add_ln740_827' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6406 [1/1] (0.00ns)   --->   "%sext_ln740_638 = sext i8 %add_ln740_831"   --->   Operation 6406 'sext' 'sext_ln740_638' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6407 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_832 = add i13 %sext_ln740_638, i13 %sext_ln1171_1312"   --->   Operation 6407 'add' 'add_ln740_832' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6408 [1/1] (0.00ns)   --->   "%sext_ln740_641 = sext i12 %add_ln740_835"   --->   Operation 6408 'sext' 'sext_ln740_641' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6409 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_836 = add i13 %sext_ln740_641, i13 %add_ln740_832"   --->   Operation 6409 'add' 'add_ln740_836' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6410 [1/1] (0.00ns)   --->   "%sext_ln740_643 = sext i11 %add_ln740_838"   --->   Operation 6410 'sext' 'sext_ln740_643' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6411 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_839 = add i12 %sext_ln740_643, i12 %sext_ln42_43"   --->   Operation 6411 'add' 'add_ln740_839' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6412 [1/1] (0.00ns)   --->   "%sext_ln740_645 = sext i11 %add_ln740_842"   --->   Operation 6412 'sext' 'sext_ln740_645' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6413 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_843 = add i12 %sext_ln740_645, i12 %add_ln740_839"   --->   Operation 6413 'add' 'add_ln740_843' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6414 [1/1] (0.00ns)   --->   "%sext_ln740_648 = sext i11 %add_ln740_845"   --->   Operation 6414 'sext' 'sext_ln740_648' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6415 [1/1] (0.00ns)   --->   "%sext_ln740_649 = sext i11 %add_ln740_846"   --->   Operation 6415 'sext' 'sext_ln740_649' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6416 [1/1] (0.00ns)   --->   "%sext_ln740_650 = sext i10 %add_ln740_847"   --->   Operation 6416 'sext' 'sext_ln740_650' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6417 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_848 = add i12 %sext_ln740_650, i12 %sext_ln740_649"   --->   Operation 6417 'add' 'add_ln740_848' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6418 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_849 = add i12 %add_ln740_848, i12 %sext_ln740_648"   --->   Operation 6418 'add' 'add_ln740_849' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6419 [1/1] (0.00ns)   --->   "%sext_ln740_653 = sext i10 %add_ln740_853"   --->   Operation 6419 'sext' 'sext_ln740_653' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6420 [1/1] (0.00ns)   --->   "%sext_ln740_655 = sext i12 %add_ln740_856"   --->   Operation 6420 'sext' 'sext_ln740_655' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6421 [1/1] (1.54ns)   --->   "%add_ln740_857 = add i13 %sext_ln740_655, i13 %sext_ln740_653"   --->   Operation 6421 'add' 'add_ln740_857' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6422 [1/1] (0.00ns)   --->   "%sext_ln740_658 = sext i12 %add_ln740_859"   --->   Operation 6422 'sext' 'sext_ln740_658' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6423 [1/1] (0.00ns)   --->   "%sext_ln740_659 = sext i12 %add_ln740_860"   --->   Operation 6423 'sext' 'sext_ln740_659' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6424 [1/1] (0.00ns)   --->   "%sext_ln740_660 = sext i12 %add_ln740_861"   --->   Operation 6424 'sext' 'sext_ln740_660' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6425 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_862 = add i13 %sext_ln740_660, i13 %sext_ln740_659"   --->   Operation 6425 'add' 'add_ln740_862' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6426 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_863 = add i13 %add_ln740_862, i13 %sext_ln740_658"   --->   Operation 6426 'add' 'add_ln740_863' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6427 [1/1] (1.41ns)   --->   "%add_ln740_867 = add i11 %sext_ln1171_1422, i11 %sext_ln1171_1423"   --->   Operation 6427 'add' 'add_ln740_867' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6428 [1/1] (0.00ns)   --->   "%sext_ln740_663 = sext i11 %add_ln740_867"   --->   Operation 6428 'sext' 'sext_ln740_663' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6429 [1/1] (0.00ns)   --->   "%sext_ln740_664 = sext i10 %add_ln740_868"   --->   Operation 6429 'sext' 'sext_ln740_664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6430 [1/1] (1.48ns)   --->   "%add_ln740_869 = add i12 %sext_ln740_664, i12 %sext_ln740_663"   --->   Operation 6430 'add' 'add_ln740_869' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6431 [1/1] (0.00ns)   --->   "%sext_ln740_667 = sext i12 %add_ln740_871"   --->   Operation 6431 'sext' 'sext_ln740_667' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6432 [1/1] (1.54ns)   --->   "%add_ln740_872 = add i13 %sext_ln740_667, i13 %sext_ln1171_1431"   --->   Operation 6432 'add' 'add_ln740_872' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6433 [1/1] (0.00ns)   --->   "%sext_ln740_674 = sext i13 %add_ln740_886"   --->   Operation 6433 'sext' 'sext_ln740_674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6434 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_887 = add i14 %sext_ln740_674, i14 %sext_ln717_272"   --->   Operation 6434 'add' 'add_ln740_887' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6435 [1/1] (0.00ns)   --->   "%sext_ln740_165 = sext i10 %add_ln740_890"   --->   Operation 6435 'sext' 'sext_ln740_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6436 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_891 = add i14 %sext_ln740_165, i14 %add_ln740_887"   --->   Operation 6436 'add' 'add_ln740_891' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6437 [1/1] (0.00ns)   --->   "%sext_ln740_167 = sext i10 %add_ln740_894"   --->   Operation 6437 'sext' 'sext_ln740_167' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6438 [1/1] (0.00ns)   --->   "%sext_ln740_170 = sext i9 %add_ln740_897"   --->   Operation 6438 'sext' 'sext_ln740_170' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6439 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_898 = add i11 %sext_ln740_170, i11 %sext_ln740_167"   --->   Operation 6439 'add' 'add_ln740_898' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6440 [1/1] (0.00ns)   --->   "%sext_ln740_175 = sext i10 %add_ln740_903"   --->   Operation 6440 'sext' 'sext_ln740_175' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6441 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_904 = add i11 %sext_ln740_175, i11 %add_ln740_898"   --->   Operation 6441 'add' 'add_ln740_904' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6442 [1/1] (0.00ns)   --->   "%sext_ln740_188 = sext i11 %add_ln740_917"   --->   Operation 6442 'sext' 'sext_ln740_188' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6443 [1/1] (0.00ns)   --->   "%sext_ln740_201 = sext i10 %add_ln740_930"   --->   Operation 6443 'sext' 'sext_ln740_201' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6444 [1/1] (1.48ns)   --->   "%add_ln740_931 = add i12 %sext_ln740_201, i12 %sext_ln740_188"   --->   Operation 6444 'add' 'add_ln740_931' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6445 [1/1] (0.00ns)   --->   "%sext_ln740_675 = sext i11 %add_ln740_934"   --->   Operation 6445 'sext' 'sext_ln740_675' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6446 [1/1] (1.48ns)   --->   "%add_ln740_935 = add i12 %sext_ln740_675, i12 %sext_ln717"   --->   Operation 6446 'add' 'add_ln740_935' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6447 [1/1] (0.00ns)   --->   "%sext_ln740_678 = sext i11 %add_ln740_940"   --->   Operation 6447 'sext' 'sext_ln740_678' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6448 [1/1] (0.00ns)   --->   "%sext_ln740_679 = sext i13 %add_ln740_941"   --->   Operation 6448 'sext' 'sext_ln740_679' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6449 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_942 = add i14 %sext_ln740_679, i14 %sext_ln717_13"   --->   Operation 6449 'add' 'add_ln740_942' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6450 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_943 = add i14 %add_ln740_942, i14 %sext_ln740_678"   --->   Operation 6450 'add' 'add_ln740_943' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6451 [1/1] (1.48ns)   --->   "%add_ln740_953 = add i12 %sext_ln1171_1050, i12 %sext_ln38_26"   --->   Operation 6451 'add' 'add_ln740_953' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6452 [1/1] (0.00ns)   --->   "%sext_ln740_685 = sext i10 %add_ln740_959"   --->   Operation 6452 'sext' 'sext_ln740_685' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6453 [1/1] (0.00ns)   --->   "%sext_ln740_686 = sext i12 %add_ln740_960"   --->   Operation 6453 'sext' 'sext_ln740_686' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6454 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_961 = add i13 %sext_ln740_686, i13 %sext_ln1171_1065"   --->   Operation 6454 'add' 'add_ln740_961' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6455 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_962 = add i13 %add_ln740_961, i13 %sext_ln740_685"   --->   Operation 6455 'add' 'add_ln740_962' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6456 [1/1] (0.00ns)   --->   "%sext_ln740_689 = sext i12 %add_ln740_965"   --->   Operation 6456 'sext' 'sext_ln740_689' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6457 [1/1] (0.00ns)   --->   "%sext_ln740_690 = sext i10 %add_ln740_966"   --->   Operation 6457 'sext' 'sext_ln740_690' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6458 [1/1] (1.54ns)   --->   "%add_ln740_967 = add i13 %sext_ln740_690, i13 %sext_ln740_689"   --->   Operation 6458 'add' 'add_ln740_967' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6459 [1/1] (0.00ns)   --->   "%sext_ln740_692 = sext i11 %add_ln740_970"   --->   Operation 6459 'sext' 'sext_ln740_692' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6460 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_971 = add i13 %sext_ln740_692, i13 %sext_ln717_63"   --->   Operation 6460 'add' 'add_ln740_971' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6461 [1/1] (0.00ns)   --->   "%sext_ln740_693 = sext i11 %add_ln740_973"   --->   Operation 6461 'sext' 'sext_ln740_693' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6462 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_974 = add i13 %sext_ln740_693, i13 %add_ln740_971"   --->   Operation 6462 'add' 'add_ln740_974' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6463 [1/1] (0.00ns)   --->   "%sext_ln740_696 = sext i13 %add_ln740_977"   --->   Operation 6463 'sext' 'sext_ln740_696' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6464 [1/1] (0.00ns)   --->   "%sext_ln740_697 = sext i11 %add_ln740_978"   --->   Operation 6464 'sext' 'sext_ln740_697' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6465 [1/1] (1.53ns)   --->   "%add_ln740_979 = add i14 %sext_ln740_697, i14 %sext_ln740_696"   --->   Operation 6465 'add' 'add_ln740_979' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6466 [1/1] (0.00ns)   --->   "%sext_ln740_701 = sext i10 %add_ln740_989"   --->   Operation 6466 'sext' 'sext_ln740_701' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6467 [1/1] (1.41ns)   --->   "%add_ln740_990 = add i11 %sext_ln740_701, i11 %sext_ln1171_1152"   --->   Operation 6467 'add' 'add_ln740_990' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6468 [1/1] (0.00ns)   --->   "%sext_ln740_706 = sext i12 %add_ln740_997"   --->   Operation 6468 'sext' 'sext_ln740_706' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6469 [1/1] (0.00ns)   --->   "%sext_ln740_707 = sext i11 %add_ln740_999"   --->   Operation 6469 'sext' 'sext_ln740_707' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6470 [1/1] (1.54ns)   --->   "%add_ln740_1000 = add i13 %sext_ln740_707, i13 %sext_ln740_706"   --->   Operation 6470 'add' 'add_ln740_1000' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6471 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1003 = add i13 %sext_ln38_79, i13 %sext_ln38_80"   --->   Operation 6471 'add' 'add_ln740_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6472 [1/1] (0.00ns)   --->   "%sext_ln740_710 = sext i12 %add_ln740_1004"   --->   Operation 6472 'sext' 'sext_ln740_710' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6473 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1005 = add i13 %sext_ln740_710, i13 %add_ln740_1003"   --->   Operation 6473 'add' 'add_ln740_1005' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6474 [1/1] (0.00ns)   --->   "%sext_ln740_712 = sext i11 %add_ln740_1010"   --->   Operation 6474 'sext' 'sext_ln740_712' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6475 [1/1] (0.00ns)   --->   "%sext_ln740_713 = sext i11 %add_ln740_1011"   --->   Operation 6475 'sext' 'sext_ln740_713' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6476 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1012 = add i12 %sext_ln740_713, i12 %sext_ln1171_1216"   --->   Operation 6476 'add' 'add_ln740_1012' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6477 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_1013 = add i12 %add_ln740_1012, i12 %sext_ln740_712"   --->   Operation 6477 'add' 'add_ln740_1013' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6478 [1/1] (0.00ns)   --->   "%sext_ln740_716 = sext i12 %add_ln740_1016"   --->   Operation 6478 'sext' 'sext_ln740_716' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6479 [1/1] (0.00ns)   --->   "%sext_ln740_717 = sext i11 %add_ln740_1017"   --->   Operation 6479 'sext' 'sext_ln740_717' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6480 [1/1] (1.54ns)   --->   "%add_ln740_1018 = add i13 %sext_ln740_717, i13 %sext_ln740_716"   --->   Operation 6480 'add' 'add_ln740_1018' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6481 [1/1] (0.00ns)   --->   "%sext_ln740_719 = sext i12 %add_ln740_1021"   --->   Operation 6481 'sext' 'sext_ln740_719' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6482 [1/1] (1.54ns)   --->   "%add_ln740_1022 = add i13 %sext_ln740_719, i13 %sext_ln38_94"   --->   Operation 6482 'add' 'add_ln740_1022' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6483 [1/1] (0.00ns)   --->   "%sext_ln740_722 = sext i11 %add_ln740_1027"   --->   Operation 6483 'sext' 'sext_ln740_722' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6484 [1/1] (0.00ns)   --->   "%sext_ln740_724 = sext i13 %add_ln740_1030"   --->   Operation 6484 'sext' 'sext_ln740_724' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6485 [1/1] (1.53ns)   --->   "%add_ln740_1031 = add i14 %sext_ln740_724, i14 %sext_ln740_722"   --->   Operation 6485 'add' 'add_ln740_1031' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6486 [1/1] (0.00ns)   --->   "%sext_ln740_725 = sext i13 %add_ln740_1037"   --->   Operation 6486 'sext' 'sext_ln740_725' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6487 [1/1] (0.00ns)   --->   "%sext_ln740_726 = sext i12 %add_ln740_1039"   --->   Operation 6487 'sext' 'sext_ln740_726' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6488 [1/1] (1.53ns)   --->   "%add_ln740_1040 = add i14 %sext_ln740_726, i14 %sext_ln740_725"   --->   Operation 6488 'add' 'add_ln740_1040' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6489 [1/1] (0.00ns)   --->   "%sext_ln740_727 = sext i12 %add_ln740_1041"   --->   Operation 6489 'sext' 'sext_ln740_727' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6490 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1042 = add i13 %sext_ln740_727, i13 %sext_ln38_114"   --->   Operation 6490 'add' 'add_ln740_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6491 [1/1] (0.00ns)   --->   "%sext_ln740_729 = sext i11 %add_ln740_1044"   --->   Operation 6491 'sext' 'sext_ln740_729' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6492 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1045 = add i13 %sext_ln740_729, i13 %add_ln740_1042"   --->   Operation 6492 'add' 'add_ln740_1045' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6493 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1048 = add i13 %add_ln740_1047, i13 %sext_ln1171_1338"   --->   Operation 6493 'add' 'add_ln740_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6494 [1/1] (0.00ns)   --->   "%sext_ln740_731 = sext i11 %add_ln740_1050"   --->   Operation 6494 'sext' 'sext_ln740_731' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6495 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1051 = add i13 %sext_ln740_731, i13 %add_ln740_1048"   --->   Operation 6495 'add' 'add_ln740_1051' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6496 [1/1] (0.00ns)   --->   "%sext_ln740_735 = sext i12 %add_ln740_1054"   --->   Operation 6496 'sext' 'sext_ln740_735' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6497 [1/1] (0.00ns)   --->   "%sext_ln740_736 = sext i13 %add_ln740_1055"   --->   Operation 6497 'sext' 'sext_ln740_736' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6498 [1/1] (1.53ns)   --->   "%add_ln740_1056 = add i14 %sext_ln740_736, i14 %sext_ln740_735"   --->   Operation 6498 'add' 'add_ln740_1056' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6499 [1/1] (0.00ns)   --->   "%sext_ln740_737 = sext i12 %add_ln740_1061"   --->   Operation 6499 'sext' 'sext_ln740_737' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6500 [1/1] (0.00ns)   --->   "%sext_ln740_738 = sext i12 %add_ln740_1062"   --->   Operation 6500 'sext' 'sext_ln740_738' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6501 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1063 = add i13 %sext_ln740_738, i13 %sext_ln1171_1382"   --->   Operation 6501 'add' 'add_ln740_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6502 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1064 = add i13 %add_ln740_1063, i13 %sext_ln740_737"   --->   Operation 6502 'add' 'add_ln740_1064' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6503 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1067 = add i12 %sext_ln717_236, i12 %sext_ln38_139"   --->   Operation 6503 'add' 'add_ln740_1067' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6504 [1/1] (0.00ns)   --->   "%sext_ln740_742 = sext i10 %add_ln740_1068"   --->   Operation 6504 'sext' 'sext_ln740_742' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6505 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_1069 = add i12 %sext_ln740_742, i12 %add_ln740_1067"   --->   Operation 6505 'add' 'add_ln740_1069' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6506 [1/1] (0.00ns)   --->   "%sext_ln740_745 = sext i12 %add_ln740_1072"   --->   Operation 6506 'sext' 'sext_ln740_745' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6507 [1/1] (1.54ns)   --->   "%add_ln740_1073 = add i13 %sext_ln740_745, i13 %sext_ln42_54"   --->   Operation 6507 'add' 'add_ln740_1073' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6508 [1/1] (0.00ns)   --->   "%sext_ln740_749 = sext i12 %add_ln740_1078"   --->   Operation 6508 'sext' 'sext_ln740_749' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6509 [1/1] (0.00ns)   --->   "%sext_ln740_752 = sext i12 %add_ln740_1081"   --->   Operation 6509 'sext' 'sext_ln740_752' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6510 [1/1] (1.54ns)   --->   "%add_ln740_1082 = add i13 %sext_ln740_752, i13 %sext_ln740_749"   --->   Operation 6510 'add' 'add_ln740_1082' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6511 [1/1] (0.00ns)   --->   "%sext_ln740_757 = sext i12 %add_ln740_1091"   --->   Operation 6511 'sext' 'sext_ln740_757' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6512 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1092 = add i13 %sext_ln740_757, i13 %sext_ln38_157"   --->   Operation 6512 'add' 'add_ln740_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6513 [1/1] (0.00ns)   --->   "%sext_ln740_760 = sext i11 %add_ln740_1095"   --->   Operation 6513 'sext' 'sext_ln740_760' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6514 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1096 = add i13 %sext_ln740_760, i13 %add_ln740_1092"   --->   Operation 6514 'add' 'add_ln740_1096' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6515 [1/1] (0.00ns)   --->   "%sext_ln740_226 = sext i11 %add_ln740_1122"   --->   Operation 6515 'sext' 'sext_ln740_226' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6516 [1/1] (0.00ns)   --->   "%sext_ln740_238 = sext i10 %add_ln740_1134"   --->   Operation 6516 'sext' 'sext_ln740_238' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6517 [1/1] (1.48ns)   --->   "%add_ln740_1135 = add i12 %sext_ln740_238, i12 %sext_ln740_226"   --->   Operation 6517 'add' 'add_ln740_1135' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6518 [1/1] (0.00ns)   --->   "%sext_ln740_762 = sext i10 %add_ln740_1139"   --->   Operation 6518 'sext' 'sext_ln740_762' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6519 [1/1] (0.00ns)   --->   "%sext_ln740_763 = sext i11 %add_ln740_1141"   --->   Operation 6519 'sext' 'sext_ln740_763' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6520 [1/1] (1.48ns)   --->   "%add_ln740_1142 = add i12 %sext_ln740_763, i12 %sext_ln740_762"   --->   Operation 6520 'add' 'add_ln740_1142' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6521 [1/1] (0.00ns)   --->   "%sext_ln740_772 = sext i11 %add_ln740_1150"   --->   Operation 6521 'sext' 'sext_ln740_772' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6522 [1/1] (0.00ns)   --->   "%sext_ln740_774 = sext i11 %add_ln740_1152"   --->   Operation 6522 'sext' 'sext_ln740_774' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6523 [1/1] (1.48ns)   --->   "%add_ln740_1153 = add i12 %sext_ln740_774, i12 %sext_ln740_772"   --->   Operation 6523 'add' 'add_ln740_1153' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6524 [1/1] (0.00ns)   --->   "%sext_ln740_776 = sext i10 %add_ln740_1155"   --->   Operation 6524 'sext' 'sext_ln740_776' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6525 [1/1] (0.00ns)   --->   "%sext_ln740_778 = sext i11 %add_ln740_1158"   --->   Operation 6525 'sext' 'sext_ln740_778' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6526 [1/1] (1.48ns)   --->   "%add_ln740_1159 = add i12 %sext_ln740_778, i12 %sext_ln740_776"   --->   Operation 6526 'add' 'add_ln740_1159' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6527 [1/1] (0.00ns)   --->   "%sext_ln740_782 = sext i11 %add_ln740_1163"   --->   Operation 6527 'sext' 'sext_ln740_782' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6528 [1/1] (0.00ns)   --->   "%sext_ln740_784 = sext i11 %add_ln740_1165"   --->   Operation 6528 'sext' 'sext_ln740_784' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6529 [1/1] (1.48ns)   --->   "%add_ln740_1166 = add i12 %sext_ln740_784, i12 %sext_ln740_782"   --->   Operation 6529 'add' 'add_ln740_1166' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6530 [1/1] (0.00ns)   --->   "%sext_ln740_786 = sext i11 %add_ln740_1168"   --->   Operation 6530 'sext' 'sext_ln740_786' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6531 [1/1] (0.00ns)   --->   "%sext_ln740_789 = sext i11 %add_ln740_1171"   --->   Operation 6531 'sext' 'sext_ln740_789' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6532 [1/1] (1.48ns)   --->   "%add_ln740_1172 = add i12 %sext_ln740_789, i12 %sext_ln740_786"   --->   Operation 6532 'add' 'add_ln740_1172' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6533 [1/1] (0.00ns)   --->   "%sext_ln740_793 = sext i11 %add_ln740_1175"   --->   Operation 6533 'sext' 'sext_ln740_793' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6534 [1/1] (0.00ns)   --->   "%sext_ln740_794 = sext i10 %add_ln740_1177"   --->   Operation 6534 'sext' 'sext_ln740_794' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6535 [1/1] (1.48ns)   --->   "%add_ln740_1178 = add i12 %sext_ln740_794, i12 %sext_ln740_793"   --->   Operation 6535 'add' 'add_ln740_1178' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6536 [1/1] (0.00ns)   --->   "%sext_ln740_796 = sext i11 %add_ln740_1180"   --->   Operation 6536 'sext' 'sext_ln740_796' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6537 [1/1] (0.00ns)   --->   "%sext_ln740_799 = sext i11 %add_ln740_1183"   --->   Operation 6537 'sext' 'sext_ln740_799' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6538 [1/1] (1.48ns)   --->   "%add_ln740_1184 = add i12 %sext_ln740_799, i12 %sext_ln740_796"   --->   Operation 6538 'add' 'add_ln740_1184' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6539 [1/1] (0.00ns)   --->   "%sext_ln740_806 = sext i9 %add_ln740_1194"   --->   Operation 6539 'sext' 'sext_ln740_806' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6540 [1/1] (0.00ns)   --->   "%sext_ln740_807 = sext i10 %add_ln740_1196"   --->   Operation 6540 'sext' 'sext_ln740_807' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6541 [1/1] (1.41ns)   --->   "%add_ln740_1197 = add i11 %sext_ln740_807, i11 %sext_ln740_806"   --->   Operation 6541 'add' 'add_ln740_1197' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6542 [1/1] (0.00ns)   --->   "%sext_ln740_814 = sext i11 %add_ln740_1203"   --->   Operation 6542 'sext' 'sext_ln740_814' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6543 [1/1] (0.00ns)   --->   "%sext_ln740_815 = sext i12 %add_ln740_1205"   --->   Operation 6543 'sext' 'sext_ln740_815' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6544 [1/1] (0.00ns)   --->   "%sext_ln740_818 = sext i12 %add_ln740_1208"   --->   Operation 6544 'sext' 'sext_ln740_818' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6545 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1209 = add i13 %sext_ln740_818, i13 %sext_ln740_815"   --->   Operation 6545 'add' 'add_ln740_1209' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6546 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_1210 = add i13 %add_ln740_1209, i13 %sext_ln740_814"   --->   Operation 6546 'add' 'add_ln740_1210' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6547 [1/1] (0.00ns)   --->   "%sext_ln740_825 = sext i9 %add_ln740_1218"   --->   Operation 6547 'sext' 'sext_ln740_825' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6548 [1/1] (0.00ns)   --->   "%sext_ln740_826 = sext i10 %add_ln740_1219"   --->   Operation 6548 'sext' 'sext_ln740_826' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6549 [1/1] (0.00ns)   --->   "%sext_ln740_827 = sext i8 %add_ln740_1220"   --->   Operation 6549 'sext' 'sext_ln740_827' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6550 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1221 = add i11 %sext_ln740_827, i11 %sext_ln740_826"   --->   Operation 6550 'add' 'add_ln740_1221' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6551 [1/1] (3.04ns) (root node of TernaryAdder)   --->   "%add_ln740_1222 = add i11 %add_ln740_1221, i11 %sext_ln740_825"   --->   Operation 6551 'add' 'add_ln740_1222' <Predicate = true> <Delay = 3.04> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6552 [1/1] (0.00ns)   --->   "%sext_ln740_830 = sext i10 %add_ln740_1225"   --->   Operation 6552 'sext' 'sext_ln740_830' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6553 [1/1] (0.00ns)   --->   "%sext_ln740_832 = sext i10 %add_ln740_1227"   --->   Operation 6553 'sext' 'sext_ln740_832' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6554 [1/1] (1.41ns)   --->   "%add_ln740_1228 = add i11 %sext_ln740_832, i11 %sext_ln740_830"   --->   Operation 6554 'add' 'add_ln740_1228' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6555 [1/1] (0.00ns)   --->   "%sext_ln740_834 = sext i11 %add_ln740_1230"   --->   Operation 6555 'sext' 'sext_ln740_834' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6556 [1/1] (0.00ns)   --->   "%sext_ln740_835 = sext i11 %add_ln740_1231"   --->   Operation 6556 'sext' 'sext_ln740_835' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6557 [1/1] (0.00ns)   --->   "%sext_ln740_836 = sext i10 %add_ln740_1232"   --->   Operation 6557 'sext' 'sext_ln740_836' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6558 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1233 = add i12 %sext_ln740_836, i12 %sext_ln740_835"   --->   Operation 6558 'add' 'add_ln740_1233' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6559 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_1234 = add i12 %add_ln740_1233, i12 %sext_ln740_834"   --->   Operation 6559 'add' 'add_ln740_1234' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 6560 [1/1] (0.00ns)   --->   "%sext_ln740_845 = sext i10 %add_ln740_1245"   --->   Operation 6560 'sext' 'sext_ln740_845' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6561 [1/1] (0.00ns)   --->   "%sext_ln740_846 = sext i10 %add_ln740_1247"   --->   Operation 6561 'sext' 'sext_ln740_846' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6562 [1/1] (1.41ns)   --->   "%add_ln740_1248 = add i11 %sext_ln740_846, i11 %sext_ln740_845"   --->   Operation 6562 'add' 'add_ln740_1248' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6563 [1/1] (0.00ns)   --->   "%sext_ln740_849 = sext i10 %add_ln740_1251"   --->   Operation 6563 'sext' 'sext_ln740_849' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6564 [1/1] (0.00ns)   --->   "%sext_ln740_850 = sext i10 %add_ln740_1253"   --->   Operation 6564 'sext' 'sext_ln740_850' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6565 [1/1] (1.41ns)   --->   "%add_ln740_1254 = add i11 %sext_ln740_850, i11 %sext_ln740_849"   --->   Operation 6565 'add' 'add_ln740_1254' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6566 [1/1] (0.00ns)   --->   "%sext_ln740_853 = sext i10 %add_ln740_1256"   --->   Operation 6566 'sext' 'sext_ln740_853' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6567 [1/1] (0.00ns)   --->   "%sext_ln740_855 = sext i11 %add_ln740_1259"   --->   Operation 6567 'sext' 'sext_ln740_855' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6568 [1/1] (1.48ns)   --->   "%add_ln740_1260 = add i12 %sext_ln740_855, i12 %sext_ln740_853"   --->   Operation 6568 'add' 'add_ln740_1260' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6569 [1/1] (0.00ns)   --->   "%sext_ln740_252 = sext i12 %add_ln740_1274"   --->   Operation 6569 'sext' 'sext_ln740_252' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6570 [1/1] (0.00ns)   --->   "%sext_ln740_264 = sext i11 %add_ln740_1286"   --->   Operation 6570 'sext' 'sext_ln740_264' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6571 [1/1] (1.54ns)   --->   "%add_ln740_1287 = add i13 %sext_ln740_264, i13 %sext_ln740_252"   --->   Operation 6571 'add' 'add_ln740_1287' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6572 [1/1] (0.00ns)   --->   "%sext_ln740_276 = sext i11 %add_ln740_1299"   --->   Operation 6572 'sext' 'sext_ln740_276' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6573 [1/1] (0.00ns)   --->   "%sext_ln740_288 = sext i11 %add_ln740_1311"   --->   Operation 6573 'sext' 'sext_ln740_288' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6574 [1/1] (1.48ns)   --->   "%add_ln740_1312 = add i12 %sext_ln740_288, i12 %sext_ln740_276"   --->   Operation 6574 'add' 'add_ln740_1312' <Predicate = true> <Delay = 1.48> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 6575 [1/1] (0.00ns)   --->   "%sext_ln740_301 = sext i10 %add_ln740_1324"   --->   Operation 6575 'sext' 'sext_ln740_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6576 [1/1] (0.00ns)   --->   "%sext_ln740_312 = sext i10 %add_ln740_1335"   --->   Operation 6576 'sext' 'sext_ln740_312' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 6577 [1/1] (1.41ns)   --->   "%add_ln740_1336 = add i11 %sext_ln740_312, i11 %sext_ln740_301"   --->   Operation 6577 'add' 'add_ln740_1336' <Predicate = true> <Delay = 1.41> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.13>
ST_4 : Operation 6578 [1/1] (0.00ns)   --->   "%sext_ln1171_682 = sext i12 %trunc_ln717_127"   --->   Operation 6578 'sext' 'sext_ln1171_682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6579 [1/1] (0.00ns)   --->   "%sext_ln1171_692 = sext i8 %trunc_ln717_131"   --->   Operation 6579 'sext' 'sext_ln1171_692' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6580 [1/1] (0.00ns)   --->   "%sext_ln1171_1045 = sext i12 %trunc_ln717_225"   --->   Operation 6580 'sext' 'sext_ln1171_1045' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6581 [1/1] (0.00ns)   --->   "%sext_ln1171_1109 = sext i12 %trunc_ln717_340"   --->   Operation 6581 'sext' 'sext_ln1171_1109' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6582 [1/1] (0.00ns)   --->   "%sext_ln42_28 = sext i9 %trunc_ln717_345" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 6582 'sext' 'sext_ln42_28' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6583 [1/1] (0.00ns)   --->   "%sext_ln740_53 = sext i13 %add_ln740_84"   --->   Operation 6583 'sext' 'sext_ln740_53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6584 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_87 = add i14 %add_ln740_86, i14 %sext_ln740_53"   --->   Operation 6584 'add' 'add_ln740_87' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6585 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_93 = add i14 %add_ln740_92, i14 %add_ln740_87"   --->   Operation 6585 'add' 'add_ln740_93' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6586 [1/1] (0.00ns)   --->   "%sext_ln740_315 = sext i13 %add_ln740_98"   --->   Operation 6586 'sext' 'sext_ln740_315' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6587 [1/1] (0.00ns)   --->   "%sext_ln740_318 = sext i13 %add_ln740_103"   --->   Operation 6587 'sext' 'sext_ln740_318' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6588 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_104 = add i14 %sext_ln740_318, i14 %add_ln740_100"   --->   Operation 6588 'add' 'add_ln740_104' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6589 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_105 = add i14 %add_ln740_104, i14 %sext_ln740_315"   --->   Operation 6589 'add' 'add_ln740_105' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6590 [1/1] (0.00ns)   --->   "%sext_ln740_319 = sext i12 %add_ln740_108"   --->   Operation 6590 'sext' 'sext_ln740_319' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6591 [1/1] (0.00ns)   --->   "%sext_ln740_321 = sext i13 %add_ln740_110"   --->   Operation 6591 'sext' 'sext_ln740_321' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6592 [1/1] (1.53ns)   --->   "%add_ln740_111 = add i14 %sext_ln740_321, i14 %sext_ln740_319"   --->   Operation 6592 'add' 'add_ln740_111' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6593 [1/1] (0.00ns)   --->   "%sext_ln740_327 = sext i13 %add_ln740_122"   --->   Operation 6593 'sext' 'sext_ln740_327' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6594 [1/1] (0.00ns)   --->   "%sext_ln740_330 = sext i13 %add_ln740_127"   --->   Operation 6594 'sext' 'sext_ln740_330' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6595 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_128 = add i14 %sext_ln740_330, i14 %add_ln740_124"   --->   Operation 6595 'add' 'add_ln740_128' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6596 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_129 = add i14 %add_ln740_128, i14 %sext_ln740_327"   --->   Operation 6596 'add' 'add_ln740_129' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6597 [1/1] (0.00ns)   --->   "%sext_ln740_333 = sext i13 %add_ln740_136"   --->   Operation 6597 'sext' 'sext_ln740_333' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6598 [1/1] (0.00ns)   --->   "%sext_ln740_336 = sext i13 %add_ln740_141"   --->   Operation 6598 'sext' 'sext_ln740_336' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6599 [1/1] (1.53ns)   --->   "%add_ln740_142 = add i14 %sext_ln740_336, i14 %sext_ln740_333"   --->   Operation 6599 'add' 'add_ln740_142' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6600 [1/1] (0.00ns)   --->   "%sext_ln740_340 = sext i13 %add_ln740_147"   --->   Operation 6600 'sext' 'sext_ln740_340' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6601 [1/1] (0.00ns)   --->   "%sext_ln740_341 = sext i12 %add_ln740_149"   --->   Operation 6601 'sext' 'sext_ln740_341' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6602 [1/1] (0.00ns)   --->   "%sext_ln740_343 = sext i13 %add_ln740_152"   --->   Operation 6602 'sext' 'sext_ln740_343' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6603 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_153 = add i14 %sext_ln740_343, i14 %sext_ln740_341"   --->   Operation 6603 'add' 'add_ln740_153' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6604 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_154 = add i14 %add_ln740_153, i14 %sext_ln740_340"   --->   Operation 6604 'add' 'add_ln740_154' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6605 [1/1] (0.00ns)   --->   "%sext_ln740_354 = sext i13 %add_ln740_172"   --->   Operation 6605 'sext' 'sext_ln740_354' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6606 [1/1] (0.00ns)   --->   "%sext_ln740_360 = sext i13 %add_ln740_178"   --->   Operation 6606 'sext' 'sext_ln740_360' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6607 [1/1] (1.53ns)   --->   "%add_ln740_179 = add i14 %sext_ln740_360, i14 %sext_ln740_354"   --->   Operation 6607 'add' 'add_ln740_179' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6608 [1/1] (0.00ns)   --->   "%sext_ln740_361 = sext i10 %add_ln740_184"   --->   Operation 6608 'sext' 'sext_ln740_361' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6609 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_187 = add i13 %add_ln740_186, i13 %sext_ln740_361"   --->   Operation 6609 'add' 'add_ln740_187' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6610 [1/1] (0.00ns)   --->   "%sext_ln740_366 = sext i12 %add_ln740_192"   --->   Operation 6610 'sext' 'sext_ln740_366' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6611 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_193 = add i13 %sext_ln740_366, i13 %add_ln740_187"   --->   Operation 6611 'add' 'add_ln740_193' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6612 [1/1] (0.00ns)   --->   "%sext_ln740_368 = sext i13 %add_ln740_195"   --->   Operation 6612 'sext' 'sext_ln740_368' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6613 [1/1] (0.00ns)   --->   "%sext_ln740_370 = sext i13 %add_ln740_197"   --->   Operation 6613 'sext' 'sext_ln740_370' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6614 [1/1] (1.53ns)   --->   "%add_ln740_198 = add i14 %sext_ln740_370, i14 %sext_ln740_368"   --->   Operation 6614 'add' 'add_ln740_198' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6615 [1/1] (0.00ns)   --->   "%sext_ln740_371 = sext i12 %add_ln740_200"   --->   Operation 6615 'sext' 'sext_ln740_371' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6616 [1/1] (0.00ns)   --->   "%sext_ln740_373 = sext i13 %add_ln740_203"   --->   Operation 6616 'sext' 'sext_ln740_373' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6617 [1/1] (1.53ns)   --->   "%add_ln740_204 = add i14 %sext_ln740_373, i14 %sext_ln740_371"   --->   Operation 6617 'add' 'add_ln740_204' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6618 [1/1] (0.00ns)   --->   "%sext_ln740_383 = sext i12 %add_ln740_223"   --->   Operation 6618 'sext' 'sext_ln740_383' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6619 [1/1] (0.00ns)   --->   "%sext_ln740_387 = sext i13 %add_ln740_229"   --->   Operation 6619 'sext' 'sext_ln740_387' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6620 [1/1] (1.53ns)   --->   "%add_ln740_230 = add i14 %sext_ln740_387, i14 %sext_ln740_383"   --->   Operation 6620 'add' 'add_ln740_230' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6621 [1/1] (0.00ns)   --->   "%sext_ln740_391 = sext i13 %add_ln740_237"   --->   Operation 6621 'sext' 'sext_ln740_391' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6622 [1/1] (0.00ns)   --->   "%sext_ln740_16 = sext i11 %add_ln740_242"   --->   Operation 6622 'sext' 'sext_ln740_16' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6623 [1/1] (1.53ns)   --->   "%add_ln740_243 = add i14 %sext_ln740_16, i14 %sext_ln740_391"   --->   Operation 6623 'add' 'add_ln740_243' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6624 [1/1] (0.00ns)   --->   "%sext_ln740_396 = sext i13 %add_ln740_290"   --->   Operation 6624 'sext' 'sext_ln740_396' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6625 [1/1] (0.00ns)   --->   "%sext_ln740_398 = sext i12 %add_ln740_293"   --->   Operation 6625 'sext' 'sext_ln740_398' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6626 [1/1] (1.53ns)   --->   "%add_ln740_294 = add i14 %sext_ln740_398, i14 %sext_ln740_396"   --->   Operation 6626 'add' 'add_ln740_294' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6627 [1/1] (0.00ns)   --->   "%sext_ln740_400 = sext i10 %add_ln740_300"   --->   Operation 6627 'sext' 'sext_ln740_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6628 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_301 = add i14 %sext_ln740_400, i14 %add_ln740_297"   --->   Operation 6628 'add' 'add_ln740_301' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6629 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_308 = add i14 %add_ln740_307, i14 %add_ln740_301"   --->   Operation 6629 'add' 'add_ln740_308' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6630 [1/1] (0.00ns)   --->   "%sext_ln740_409 = sext i13 %add_ln740_324"   --->   Operation 6630 'sext' 'sext_ln740_409' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6631 [1/1] (0.00ns)   --->   "%sext_ln740_411 = sext i13 %add_ln740_327"   --->   Operation 6631 'sext' 'sext_ln740_411' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6632 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_328 = add i14 %sext_ln740_411, i14 %sext_ln740_409"   --->   Operation 6632 'add' 'add_ln740_328' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6633 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_335 = add i14 %add_ln740_334, i14 %add_ln740_328"   --->   Operation 6633 'add' 'add_ln740_335' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6634 [1/1] (0.00ns)   --->   "%sext_ln740_415 = sext i13 %add_ln740_339"   --->   Operation 6634 'sext' 'sext_ln740_415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6635 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_343 = add i14 %add_ln740_342, i14 %sext_ln740_415"   --->   Operation 6635 'add' 'add_ln740_343' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6636 [1/1] (0.00ns)   --->   "%sext_ln740_420 = sext i12 %add_ln740_349"   --->   Operation 6636 'sext' 'sext_ln740_420' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6637 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_350 = add i14 %sext_ln740_420, i14 %add_ln740_343"   --->   Operation 6637 'add' 'add_ln740_350' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6638 [1/1] (0.00ns)   --->   "%sext_ln740_424 = sext i12 %add_ln740_358"   --->   Operation 6638 'sext' 'sext_ln740_424' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6639 [1/1] (0.00ns)   --->   "%sext_ln740_427 = sext i13 %add_ln740_361"   --->   Operation 6639 'sext' 'sext_ln740_427' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6640 [1/1] (1.53ns)   --->   "%add_ln740_362 = add i14 %sext_ln740_427, i14 %sext_ln740_424"   --->   Operation 6640 'add' 'add_ln740_362' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6641 [1/1] (0.00ns)   --->   "%sext_ln740_443 = sext i12 %add_ln740_383"   --->   Operation 6641 'sext' 'sext_ln740_443' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6642 [1/1] (0.00ns)   --->   "%sext_ln740_448 = sext i13 %add_ln740_389"   --->   Operation 6642 'sext' 'sext_ln740_448' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6643 [1/1] (1.53ns)   --->   "%add_ln740_390 = add i14 %sext_ln740_448, i14 %sext_ln740_443"   --->   Operation 6643 'add' 'add_ln740_390' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6644 [1/1] (0.00ns)   --->   "%sext_ln740_454 = sext i13 %add_ln740_401"   --->   Operation 6644 'sext' 'sext_ln740_454' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6645 [1/1] (0.00ns)   --->   "%sext_ln740_456 = sext i12 %add_ln740_404"   --->   Operation 6645 'sext' 'sext_ln740_456' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6646 [1/1] (1.53ns)   --->   "%add_ln740_405 = add i14 %sext_ln740_456, i14 %sext_ln740_454"   --->   Operation 6646 'add' 'add_ln740_405' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6647 [1/1] (0.00ns)   --->   "%sext_ln740_462 = sext i12 %add_ln740_412"   --->   Operation 6647 'sext' 'sext_ln740_462' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6648 [1/1] (0.00ns)   --->   "%sext_ln740_464 = sext i11 %add_ln740_417"   --->   Operation 6648 'sext' 'sext_ln740_464' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6649 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_418 = add i14 %sext_ln740_464, i14 %add_ln740_414"   --->   Operation 6649 'add' 'add_ln740_418' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6650 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_419 = add i14 %add_ln740_418, i14 %sext_ln740_462"   --->   Operation 6650 'add' 'add_ln740_419' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6651 [1/1] (0.00ns)   --->   "%sext_ln740_471 = sext i12 %add_ln740_435"   --->   Operation 6651 'sext' 'sext_ln740_471' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6652 [1/1] (0.00ns)   --->   "%sext_ln740_474 = sext i11 %add_ln740_438"   --->   Operation 6652 'sext' 'sext_ln740_474' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6653 [1/1] (1.54ns)   --->   "%add_ln740_439 = add i13 %sext_ln740_474, i13 %sext_ln740_471"   --->   Operation 6653 'add' 'add_ln740_439' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6654 [1/1] (0.00ns)   --->   "%sext_ln740_485 = sext i12 %add_ln740_454"   --->   Operation 6654 'sext' 'sext_ln740_485' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6655 [1/1] (0.00ns)   --->   "%sext_ln740_486 = sext i11 %add_ln740_460"   --->   Operation 6655 'sext' 'sext_ln740_486' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_461 = add i13 %sext_ln740_486, i13 %sext_ln740_485"   --->   Operation 6656 'add' 'add_ln740_461' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6657 [1/1] (0.00ns)   --->   "%sext_ln740_487 = sext i11 %add_ln740_474"   --->   Operation 6657 'sext' 'sext_ln740_487' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6658 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_475 = add i13 %sext_ln740_487, i13 %add_ln740_461"   --->   Operation 6658 'add' 'add_ln740_475' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6659 [1/1] (0.00ns)   --->   "%sext_ln740_489 = sext i13 %add_ln740_506"   --->   Operation 6659 'sext' 'sext_ln740_489' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_509 = add i14 %add_ln740_508, i14 %sext_ln740_489"   --->   Operation 6660 'add' 'add_ln740_509' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6661 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_516 = add i14 %add_ln740_515, i14 %add_ln740_509"   --->   Operation 6661 'add' 'add_ln740_516' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6662 [1/1] (0.00ns)   --->   "%sext_ln740_497 = sext i13 %add_ln740_521"   --->   Operation 6662 'sext' 'sext_ln740_497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6663 [1/1] (0.00ns)   --->   "%sext_ln740_501 = sext i13 %add_ln740_527"   --->   Operation 6663 'sext' 'sext_ln740_501' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6664 [1/1] (1.53ns)   --->   "%add_ln740_528 = add i14 %sext_ln740_501, i14 %sext_ln740_497"   --->   Operation 6664 'add' 'add_ln740_528' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6665 [1/1] (0.00ns)   --->   "%sext_ln740_502 = sext i12 %add_ln740_530"   --->   Operation 6665 'sext' 'sext_ln740_502' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6666 [1/1] (1.54ns)   --->   "%add_ln740_531 = add i13 %sext_ln740_502, i13 %sext_ln1171_1045"   --->   Operation 6666 'add' 'add_ln740_531' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6667 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_544 = add i13 %sext_ln1171_1109, i13 %sext_ln42_28"   --->   Operation 6667 'add' 'add_ln740_544' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6668 [1/1] (0.00ns)   --->   "%sext_ln740_509 = sext i11 %add_ln740_545"   --->   Operation 6668 'sext' 'sext_ln740_509' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6669 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_546 = add i13 %sext_ln740_509, i13 %add_ln740_544"   --->   Operation 6669 'add' 'add_ln740_546' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6670 [1/1] (0.00ns)   --->   "%sext_ln740_512 = sext i13 %add_ln740_549"   --->   Operation 6670 'sext' 'sext_ln740_512' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6671 [1/1] (0.00ns)   --->   "%sext_ln740_513 = sext i13 %add_ln740_550"   --->   Operation 6671 'sext' 'sext_ln740_513' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6672 [1/1] (0.00ns)   --->   "%sext_ln740_514 = sext i13 %add_ln740_551"   --->   Operation 6672 'sext' 'sext_ln740_514' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6673 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_552 = add i14 %sext_ln740_514, i14 %sext_ln740_513"   --->   Operation 6673 'add' 'add_ln740_552' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6674 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_553 = add i14 %add_ln740_552, i14 %sext_ln740_512"   --->   Operation 6674 'add' 'add_ln740_553' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6675 [1/1] (0.00ns)   --->   "%sext_ln740_516 = sext i11 %add_ln740_560"   --->   Operation 6675 'sext' 'sext_ln740_516' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6676 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_561 = add i14 %sext_ln740_516, i14 %add_ln740_558"   --->   Operation 6676 'add' 'add_ln740_561' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6677 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_568 = add i14 %add_ln740_567, i14 %add_ln740_561"   --->   Operation 6677 'add' 'add_ln740_568' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6678 [1/1] (0.00ns)   --->   "%sext_ln740_519 = sext i13 %add_ln740_570"   --->   Operation 6678 'sext' 'sext_ln740_519' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6679 [1/1] (0.00ns)   --->   "%sext_ln740_521 = sext i11 %add_ln740_573"   --->   Operation 6679 'sext' 'sext_ln740_521' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6680 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_574 = add i14 %sext_ln740_521, i14 %sext_ln740_519"   --->   Operation 6680 'add' 'add_ln740_574' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6681 [1/1] (0.00ns)   --->   "%sext_ln740_526 = sext i13 %add_ln740_580"   --->   Operation 6681 'sext' 'sext_ln740_526' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6682 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_581 = add i14 %sext_ln740_526, i14 %add_ln740_574"   --->   Operation 6682 'add' 'add_ln740_581' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6683 [1/1] (0.00ns)   --->   "%sext_ln740_530 = sext i12 %add_ln740_587"   --->   Operation 6683 'sext' 'sext_ln740_530' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6684 [1/1] (0.00ns)   --->   "%sext_ln740_535 = sext i12 %add_ln740_593"   --->   Operation 6684 'sext' 'sext_ln740_535' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6685 [1/1] (1.54ns)   --->   "%add_ln740_594 = add i13 %sext_ln740_535, i13 %sext_ln740_530"   --->   Operation 6685 'add' 'add_ln740_594' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6686 [1/1] (0.00ns)   --->   "%sext_ln740_537 = sext i13 %add_ln740_596"   --->   Operation 6686 'sext' 'sext_ln740_537' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6687 [1/1] (0.00ns)   --->   "%sext_ln740_539 = sext i13 %add_ln740_599"   --->   Operation 6687 'sext' 'sext_ln740_539' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6688 [1/1] (1.53ns)   --->   "%add_ln740_600 = add i14 %sext_ln740_539, i14 %sext_ln740_537"   --->   Operation 6688 'add' 'add_ln740_600' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6689 [1/1] (0.00ns)   --->   "%sext_ln740_554 = sext i13 %add_ln740_628"   --->   Operation 6689 'sext' 'sext_ln740_554' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6690 [1/1] (0.00ns)   --->   "%sext_ln740_559 = sext i13 %add_ln740_634"   --->   Operation 6690 'sext' 'sext_ln740_559' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6691 [1/1] (1.53ns)   --->   "%add_ln740_635 = add i14 %sext_ln740_559, i14 %sext_ln740_554"   --->   Operation 6691 'add' 'add_ln740_635' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6692 [1/1] (0.00ns)   --->   "%sext_ln740_564 = sext i12 %add_ln740_641"   --->   Operation 6692 'sext' 'sext_ln740_564' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6693 [1/1] (0.00ns)   --->   "%sext_ln740_569 = sext i12 %add_ln740_647"   --->   Operation 6693 'sext' 'sext_ln740_569' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6694 [1/1] (1.54ns)   --->   "%add_ln740_648 = add i13 %sext_ln740_569, i13 %sext_ln740_564"   --->   Operation 6694 'add' 'add_ln740_648' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6695 [1/1] (0.00ns)   --->   "%sext_ln740_136 = sext i12 %add_ln740_687"   --->   Operation 6695 'sext' 'sext_ln740_136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6696 [1/1] (0.00ns)   --->   "%sext_ln740_161 = sext i11 %add_ln740_712"   --->   Operation 6696 'sext' 'sext_ln740_161' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6697 [1/1] (1.54ns)   --->   "%add_ln740_713 = add i13 %sext_ln740_161, i13 %sext_ln740_136"   --->   Operation 6697 'add' 'add_ln740_713' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6698 [1/1] (0.00ns)   --->   "%sext_ln740_572 = sext i12 %add_ln740_716"   --->   Operation 6698 'sext' 'sext_ln740_572' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6699 [1/1] (0.00ns)   --->   "%sext_ln740_573 = sext i12 %add_ln740_718"   --->   Operation 6699 'sext' 'sext_ln740_573' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6700 [1/1] (1.54ns)   --->   "%add_ln740_719 = add i13 %sext_ln740_573, i13 %sext_ln740_572"   --->   Operation 6700 'add' 'add_ln740_719' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6701 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_722 = add i13 %sext_ln1171_682, i13 %sext_ln1171_692"   --->   Operation 6701 'add' 'add_ln740_722' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6702 [1/1] (0.00ns)   --->   "%sext_ln740_575 = sext i11 %add_ln740_723"   --->   Operation 6702 'sext' 'sext_ln740_575' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6703 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_724 = add i13 %sext_ln740_575, i13 %add_ln740_722"   --->   Operation 6703 'add' 'add_ln740_724' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6704 [1/1] (0.00ns)   --->   "%sext_ln740_581 = sext i12 %add_ln740_732"   --->   Operation 6704 'sext' 'sext_ln740_581' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6705 [1/1] (0.00ns)   --->   "%sext_ln740_583 = sext i13 %add_ln740_734"   --->   Operation 6705 'sext' 'sext_ln740_583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6706 [1/1] (0.00ns)   --->   "%sext_ln740_586 = sext i13 %add_ln740_737"   --->   Operation 6706 'sext' 'sext_ln740_586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6707 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_738 = add i14 %sext_ln740_586, i14 %sext_ln740_583"   --->   Operation 6707 'add' 'add_ln740_738' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6708 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_739 = add i14 %add_ln740_738, i14 %sext_ln740_581"   --->   Operation 6708 'add' 'add_ln740_739' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6709 [1/1] (0.00ns)   --->   "%sext_ln740_587 = sext i12 %add_ln740_742"   --->   Operation 6709 'sext' 'sext_ln740_587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6710 [1/1] (0.00ns)   --->   "%sext_ln740_590 = sext i11 %add_ln740_745"   --->   Operation 6710 'sext' 'sext_ln740_590' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6711 [1/1] (1.54ns)   --->   "%add_ln740_746 = add i13 %sext_ln740_590, i13 %sext_ln740_587"   --->   Operation 6711 'add' 'add_ln740_746' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6712 [1/1] (0.00ns)   --->   "%sext_ln740_593 = sext i13 %add_ln740_748"   --->   Operation 6712 'sext' 'sext_ln740_593' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6713 [1/1] (0.00ns)   --->   "%sext_ln740_595 = sext i13 %add_ln740_751"   --->   Operation 6713 'sext' 'sext_ln740_595' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6714 [1/1] (1.53ns)   --->   "%add_ln740_752 = add i14 %sext_ln740_595, i14 %sext_ln740_593"   --->   Operation 6714 'add' 'add_ln740_752' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6715 [1/1] (0.00ns)   --->   "%sext_ln740_600 = sext i12 %add_ln740_761"   --->   Operation 6715 'sext' 'sext_ln740_600' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6716 [1/1] (0.00ns)   --->   "%sext_ln740_602 = sext i12 %add_ln740_764"   --->   Operation 6716 'sext' 'sext_ln740_602' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6717 [1/1] (1.54ns)   --->   "%add_ln740_765 = add i13 %sext_ln740_602, i13 %sext_ln740_600"   --->   Operation 6717 'add' 'add_ln740_765' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6718 [1/1] (0.00ns)   --->   "%sext_ln740_606 = sext i13 %add_ln740_773"   --->   Operation 6718 'sext' 'sext_ln740_606' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6719 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_774 = add i14 %sext_ln740_606, i14 %add_ln740_770"   --->   Operation 6719 'add' 'add_ln740_774' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6720 [1/1] (0.00ns)   --->   "%sext_ln740_611 = sext i13 %add_ln740_780"   --->   Operation 6720 'sext' 'sext_ln740_611' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6721 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_781 = add i14 %sext_ln740_611, i14 %add_ln740_774"   --->   Operation 6721 'add' 'add_ln740_781' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6722 [1/1] (0.00ns)   --->   "%sext_ln740_612 = sext i13 %add_ln740_783"   --->   Operation 6722 'sext' 'sext_ln740_612' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6723 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_787 = add i14 %add_ln740_786, i14 %sext_ln740_612"   --->   Operation 6723 'add' 'add_ln740_787' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6724 [1/1] (0.00ns)   --->   "%sext_ln740_618 = sext i13 %add_ln740_793"   --->   Operation 6724 'sext' 'sext_ln740_618' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6725 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_794 = add i14 %sext_ln740_618, i14 %add_ln740_787"   --->   Operation 6725 'add' 'add_ln740_794' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6726 [1/1] (0.00ns)   --->   "%sext_ln740_620 = sext i11 %add_ln740_797"   --->   Operation 6726 'sext' 'sext_ln740_620' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6727 [1/1] (0.00ns)   --->   "%sext_ln740_622 = sext i13 %add_ln740_800"   --->   Operation 6727 'sext' 'sext_ln740_622' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6728 [1/1] (1.53ns)   --->   "%add_ln740_801 = add i14 %sext_ln740_622, i14 %sext_ln740_620"   --->   Operation 6728 'add' 'add_ln740_801' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6729 [1/1] (0.00ns)   --->   "%sext_ln740_627 = sext i13 %add_ln740_810"   --->   Operation 6729 'sext' 'sext_ln740_627' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6730 [1/1] (0.00ns)   --->   "%sext_ln740_630 = sext i13 %add_ln740_813"   --->   Operation 6730 'sext' 'sext_ln740_630' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6731 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_814 = add i14 %sext_ln740_630, i14 %sext_ln740_627"   --->   Operation 6731 'add' 'add_ln740_814' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6732 [1/1] (0.00ns)   --->   "%sext_ln740_634 = sext i13 %add_ln740_820"   --->   Operation 6732 'sext' 'sext_ln740_634' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6733 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_821 = add i14 %sext_ln740_634, i14 %add_ln740_814"   --->   Operation 6733 'add' 'add_ln740_821' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6734 [1/1] (0.00ns)   --->   "%sext_ln740_636 = sext i13 %add_ln740_826"   --->   Operation 6734 'sext' 'sext_ln740_636' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6735 [1/1] (0.00ns)   --->   "%sext_ln740_637 = sext i12 %add_ln740_828"   --->   Operation 6735 'sext' 'sext_ln740_637' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6736 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_829 = add i14 %sext_ln740_637, i14 %add_ln740_827"   --->   Operation 6736 'add' 'add_ln740_829' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6737 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_830 = add i14 %add_ln740_829, i14 %sext_ln740_636"   --->   Operation 6737 'add' 'add_ln740_830' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6738 [1/1] (0.00ns)   --->   "%sext_ln740_646 = sext i12 %add_ln740_843"   --->   Operation 6738 'sext' 'sext_ln740_646' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6739 [1/1] (0.00ns)   --->   "%sext_ln740_651 = sext i12 %add_ln740_849"   --->   Operation 6739 'sext' 'sext_ln740_651' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6740 [1/1] (1.54ns)   --->   "%add_ln740_850 = add i13 %sext_ln740_651, i13 %sext_ln740_646"   --->   Operation 6740 'add' 'add_ln740_850' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6741 [1/1] (0.00ns)   --->   "%sext_ln740_662 = sext i12 %add_ln740_866"   --->   Operation 6741 'sext' 'sext_ln740_662' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6742 [1/1] (0.00ns)   --->   "%sext_ln740_665 = sext i12 %add_ln740_869"   --->   Operation 6742 'sext' 'sext_ln740_665' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6743 [1/1] (1.54ns)   --->   "%add_ln740_870 = add i13 %sext_ln740_665, i13 %sext_ln740_662"   --->   Operation 6743 'add' 'add_ln740_870' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6744 [1/1] (0.00ns)   --->   "%sext_ln740_673 = sext i12 %add_ln740_884"   --->   Operation 6744 'sext' 'sext_ln740_673' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6745 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_885 = add i14 %sext_ln740_673, i14 %add_ln740_881"   --->   Operation 6745 'add' 'add_ln740_885' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6746 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_892 = add i14 %add_ln740_891, i14 %add_ln740_885"   --->   Operation 6746 'add' 'add_ln740_892' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6747 [1/1] (0.00ns)   --->   "%sext_ln740_676 = sext i12 %add_ln740_935"   --->   Operation 6747 'sext' 'sext_ln740_676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6748 [1/1] (0.00ns)   --->   "%sext_ln740_677 = sext i13 %add_ln740_937"   --->   Operation 6748 'sext' 'sext_ln740_677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6749 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_938 = add i14 %sext_ln740_677, i14 %sext_ln740_676"   --->   Operation 6749 'add' 'add_ln740_938' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6750 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_944 = add i14 %add_ln740_943, i14 %add_ln740_938"   --->   Operation 6750 'add' 'add_ln740_944' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6751 [1/1] (0.00ns)   --->   "%sext_ln740_681 = sext i11 %add_ln740_951"   --->   Operation 6751 'sext' 'sext_ln740_681' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6752 [1/1] (0.00ns)   --->   "%sext_ln740_682 = sext i12 %add_ln740_952"   --->   Operation 6752 'sext' 'sext_ln740_682' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6753 [1/1] (0.00ns)   --->   "%sext_ln740_683 = sext i12 %add_ln740_953"   --->   Operation 6753 'sext' 'sext_ln740_683' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6754 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_954 = add i13 %sext_ln740_683, i13 %sext_ln740_682"   --->   Operation 6754 'add' 'add_ln740_954' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6755 [1/1] (3.10ns) (root node of TernaryAdder)   --->   "%add_ln740_955 = add i13 %add_ln740_954, i13 %sext_ln740_681"   --->   Operation 6755 'add' 'add_ln740_955' <Predicate = true> <Delay = 3.10> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6756 [1/1] (0.00ns)   --->   "%sext_ln740_688 = sext i13 %add_ln740_964"   --->   Operation 6756 'sext' 'sext_ln740_688' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6757 [1/1] (0.00ns)   --->   "%sext_ln740_691 = sext i13 %add_ln740_967"   --->   Operation 6757 'sext' 'sext_ln740_691' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6758 [1/1] (1.53ns)   --->   "%add_ln740_968 = add i14 %sext_ln740_691, i14 %sext_ln740_688"   --->   Operation 6758 'add' 'add_ln740_968' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6759 [1/1] (0.00ns)   --->   "%sext_ln740_694 = sext i13 %add_ln740_974"   --->   Operation 6759 'sext' 'sext_ln740_694' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6760 [1/1] (0.00ns)   --->   "%sext_ln740_695 = sext i13 %add_ln740_976"   --->   Operation 6760 'sext' 'sext_ln740_695' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6761 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_980 = add i14 %add_ln740_979, i14 %sext_ln740_695"   --->   Operation 6761 'add' 'add_ln740_980' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6762 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_981 = add i14 %add_ln740_980, i14 %sext_ln740_694"   --->   Operation 6762 'add' 'add_ln740_981' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6763 [1/1] (0.00ns)   --->   "%sext_ln740_702 = sext i11 %add_ln740_990"   --->   Operation 6763 'sext' 'sext_ln740_702' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6764 [1/1] (0.00ns)   --->   "%sext_ln740_704 = sext i12 %add_ln740_993"   --->   Operation 6764 'sext' 'sext_ln740_704' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6765 [1/1] (1.54ns)   --->   "%add_ln740_994 = add i13 %sext_ln740_704, i13 %sext_ln740_702"   --->   Operation 6765 'add' 'add_ln740_994' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6766 [1/1] (0.00ns)   --->   "%sext_ln740_708 = sext i13 %add_ln740_1000"   --->   Operation 6766 'sext' 'sext_ln740_708' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6767 [1/1] (0.00ns)   --->   "%sext_ln740_709 = sext i13 %add_ln740_1002"   --->   Operation 6767 'sext' 'sext_ln740_709' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6768 [1/1] (0.00ns)   --->   "%sext_ln740_711 = sext i13 %add_ln740_1005"   --->   Operation 6768 'sext' 'sext_ln740_711' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6769 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1006 = add i14 %sext_ln740_711, i14 %sext_ln740_709"   --->   Operation 6769 'add' 'add_ln740_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6770 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1007 = add i14 %add_ln740_1006, i14 %sext_ln740_708"   --->   Operation 6770 'add' 'add_ln740_1007' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6771 [1/1] (0.00ns)   --->   "%sext_ln740_715 = sext i12 %add_ln740_1015"   --->   Operation 6771 'sext' 'sext_ln740_715' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6772 [1/1] (0.00ns)   --->   "%sext_ln740_718 = sext i13 %add_ln740_1018"   --->   Operation 6772 'sext' 'sext_ln740_718' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6773 [1/1] (1.53ns)   --->   "%add_ln740_1019 = add i14 %sext_ln740_718, i14 %sext_ln740_715"   --->   Operation 6773 'add' 'add_ln740_1019' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6774 [1/1] (0.00ns)   --->   "%sext_ln740_720 = sext i13 %add_ln740_1022"   --->   Operation 6774 'sext' 'sext_ln740_720' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6775 [1/1] (0.00ns)   --->   "%sext_ln740_721 = sext i13 %add_ln740_1024"   --->   Operation 6775 'sext' 'sext_ln740_721' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6776 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1025 = add i14 %sext_ln740_721, i14 %sext_ln740_720"   --->   Operation 6776 'add' 'add_ln740_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6777 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1032 = add i14 %add_ln740_1031, i14 %add_ln740_1025"   --->   Operation 6777 'add' 'add_ln740_1032' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6778 [1/1] (0.00ns)   --->   "%sext_ln740_732 = sext i13 %add_ln740_1051"   --->   Operation 6778 'sext' 'sext_ln740_732' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6779 [1/1] (0.00ns)   --->   "%sext_ln740_734 = sext i13 %add_ln740_1053"   --->   Operation 6779 'sext' 'sext_ln740_734' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6780 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1057 = add i14 %add_ln740_1056, i14 %sext_ln740_734"   --->   Operation 6780 'add' 'add_ln740_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6781 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1058 = add i14 %add_ln740_1057, i14 %sext_ln740_732"   --->   Operation 6781 'add' 'add_ln740_1058' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6782 [1/1] (0.00ns)   --->   "%sext_ln740_741 = sext i12 %add_ln740_1066"   --->   Operation 6782 'sext' 'sext_ln740_741' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6783 [1/1] (0.00ns)   --->   "%sext_ln740_743 = sext i12 %add_ln740_1069"   --->   Operation 6783 'sext' 'sext_ln740_743' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6784 [1/1] (1.54ns)   --->   "%add_ln740_1070 = add i13 %sext_ln740_743, i13 %sext_ln740_741"   --->   Operation 6784 'add' 'add_ln740_1070' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6785 [1/1] (0.00ns)   --->   "%sext_ln740_746 = sext i13 %add_ln740_1073"   --->   Operation 6785 'sext' 'sext_ln740_746' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6786 [1/1] (0.00ns)   --->   "%sext_ln740_747 = sext i13 %add_ln740_1075"   --->   Operation 6786 'sext' 'sext_ln740_747' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6787 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1076 = add i14 %sext_ln740_747, i14 %sext_ln740_746"   --->   Operation 6787 'add' 'add_ln740_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6788 [1/1] (0.00ns)   --->   "%sext_ln740_753 = sext i13 %add_ln740_1082"   --->   Operation 6788 'sext' 'sext_ln740_753' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6789 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1083 = add i14 %sext_ln740_753, i14 %add_ln740_1076"   --->   Operation 6789 'add' 'add_ln740_1083' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6790 [1/1] (0.00ns)   --->   "%sext_ln740_755 = sext i13 %add_ln740_1087"   --->   Operation 6790 'sext' 'sext_ln740_755' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6791 [1/1] (0.00ns)   --->   "%sext_ln740_756 = sext i13 %add_ln740_1089"   --->   Operation 6791 'sext' 'sext_ln740_756' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6792 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1090 = add i14 %sext_ln740_756, i14 %sext_ln740_755"   --->   Operation 6792 'add' 'add_ln740_1090' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6793 [1/1] (0.00ns)   --->   "%sext_ln740_761 = sext i13 %add_ln740_1096"   --->   Operation 6793 'sext' 'sext_ln740_761' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6794 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1097 = add i14 %sext_ln740_761, i14 %add_ln740_1090"   --->   Operation 6794 'add' 'add_ln740_1097' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6795 [1/1] (0.00ns)   --->   "%sext_ln740_764 = sext i12 %add_ln740_1142"   --->   Operation 6795 'sext' 'sext_ln740_764' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6796 [1/1] (0.00ns)   --->   "%sext_ln740_769 = sext i11 %add_ln740_1147"   --->   Operation 6796 'sext' 'sext_ln740_769' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6797 [1/1] (1.54ns)   --->   "%add_ln740_1148 = add i13 %sext_ln740_769, i13 %sext_ln740_764"   --->   Operation 6797 'add' 'add_ln740_1148' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6798 [1/1] (0.00ns)   --->   "%sext_ln740_775 = sext i12 %add_ln740_1153"   --->   Operation 6798 'sext' 'sext_ln740_775' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6799 [1/1] (0.00ns)   --->   "%sext_ln740_779 = sext i12 %add_ln740_1159"   --->   Operation 6799 'sext' 'sext_ln740_779' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6800 [1/1] (1.54ns)   --->   "%add_ln740_1160 = add i13 %sext_ln740_779, i13 %sext_ln740_775"   --->   Operation 6800 'add' 'add_ln740_1160' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6801 [1/1] (0.00ns)   --->   "%sext_ln740_785 = sext i12 %add_ln740_1166"   --->   Operation 6801 'sext' 'sext_ln740_785' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6802 [1/1] (0.00ns)   --->   "%sext_ln740_790 = sext i12 %add_ln740_1172"   --->   Operation 6802 'sext' 'sext_ln740_790' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6803 [1/1] (1.54ns)   --->   "%add_ln740_1173 = add i13 %sext_ln740_790, i13 %sext_ln740_785"   --->   Operation 6803 'add' 'add_ln740_1173' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6804 [1/1] (0.00ns)   --->   "%sext_ln740_795 = sext i12 %add_ln740_1178"   --->   Operation 6804 'sext' 'sext_ln740_795' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6805 [1/1] (0.00ns)   --->   "%sext_ln740_800 = sext i12 %add_ln740_1184"   --->   Operation 6805 'sext' 'sext_ln740_800' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6806 [1/1] (1.54ns)   --->   "%add_ln740_1185 = add i13 %sext_ln740_800, i13 %sext_ln740_795"   --->   Operation 6806 'add' 'add_ln740_1185' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6807 [1/1] (0.00ns)   --->   "%sext_ln740_803 = sext i11 %add_ln740_1189"   --->   Operation 6807 'sext' 'sext_ln740_803' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6808 [1/1] (0.00ns)   --->   "%sext_ln740_805 = sext i10 %add_ln740_1191"   --->   Operation 6808 'sext' 'sext_ln740_805' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6809 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1192 = add i12 %sext_ln740_805, i12 %sext_ln740_803"   --->   Operation 6809 'add' 'add_ln740_1192' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6810 [1/1] (0.00ns)   --->   "%sext_ln740_808 = sext i11 %add_ln740_1197"   --->   Operation 6810 'sext' 'sext_ln740_808' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6811 [1/1] (3.07ns) (root node of TernaryAdder)   --->   "%add_ln740_1198 = add i12 %sext_ln740_808, i12 %add_ln740_1192"   --->   Operation 6811 'add' 'add_ln740_1198' <Predicate = true> <Delay = 3.07> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 6812 [1/1] (0.00ns)   --->   "%sext_ln740_824 = sext i12 %add_ln740_1216"   --->   Operation 6812 'sext' 'sext_ln740_824' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6813 [1/1] (0.00ns)   --->   "%sext_ln740_828 = sext i11 %add_ln740_1222"   --->   Operation 6813 'sext' 'sext_ln740_828' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6814 [1/1] (1.54ns)   --->   "%add_ln740_1223 = add i13 %sext_ln740_828, i13 %sext_ln740_824"   --->   Operation 6814 'add' 'add_ln740_1223' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6815 [1/1] (0.00ns)   --->   "%sext_ln740_833 = sext i11 %add_ln740_1228"   --->   Operation 6815 'sext' 'sext_ln740_833' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6816 [1/1] (0.00ns)   --->   "%sext_ln740_837 = sext i12 %add_ln740_1234"   --->   Operation 6816 'sext' 'sext_ln740_837' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6817 [1/1] (1.54ns)   --->   "%add_ln740_1235 = add i13 %sext_ln740_837, i13 %sext_ln740_833"   --->   Operation 6817 'add' 'add_ln740_1235' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6818 [1/1] (0.00ns)   --->   "%sext_ln740_843 = sext i12 %add_ln740_1243"   --->   Operation 6818 'sext' 'sext_ln740_843' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6819 [1/1] (0.00ns)   --->   "%sext_ln740_847 = sext i11 %add_ln740_1248"   --->   Operation 6819 'sext' 'sext_ln740_847' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6820 [1/1] (1.54ns)   --->   "%add_ln740_1249 = add i13 %sext_ln740_847, i13 %sext_ln740_843"   --->   Operation 6820 'add' 'add_ln740_1249' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6821 [1/1] (0.00ns)   --->   "%sext_ln740_851 = sext i11 %add_ln740_1254"   --->   Operation 6821 'sext' 'sext_ln740_851' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6822 [1/1] (0.00ns)   --->   "%sext_ln740_856 = sext i12 %add_ln740_1260"   --->   Operation 6822 'sext' 'sext_ln740_856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6823 [1/1] (1.54ns)   --->   "%add_ln740_1261 = add i13 %sext_ln740_856, i13 %sext_ln740_851"   --->   Operation 6823 'add' 'add_ln740_1261' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 6824 [1/1] (0.00ns)   --->   "%sext_ln740_289 = sext i12 %add_ln740_1312"   --->   Operation 6824 'sext' 'sext_ln740_289' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6825 [1/1] (0.00ns)   --->   "%sext_ln740_313 = sext i11 %add_ln740_1336"   --->   Operation 6825 'sext' 'sext_ln740_313' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 6826 [1/1] (1.54ns)   --->   "%add_ln740_1337 = add i13 %sext_ln740_313, i13 %sext_ln740_289"   --->   Operation 6826 'add' 'add_ln740_1337' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 3.13>
ST_5 : Operation 6827 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_117 = add i14 %add_ln740_116, i14 %add_ln740_111"   --->   Operation 6827 'add' 'add_ln740_117' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6828 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_130 = add i14 %add_ln740_129, i14 %add_ln740_117"   --->   Operation 6828 'add' 'add_ln740_130' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6829 [1/1] (0.00ns)   --->   "%sext_ln740_347 = sext i12 %add_ln740_160"   --->   Operation 6829 'sext' 'sext_ln740_347' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6830 [1/1] (0.00ns)   --->   "%sext_ln740_352 = sext i13 %add_ln740_166"   --->   Operation 6830 'sext' 'sext_ln740_352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6831 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_167 = add i14 %sext_ln740_352, i14 %sext_ln740_347"   --->   Operation 6831 'add' 'add_ln740_167' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6832 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_180 = add i14 %add_ln740_179, i14 %add_ln740_167"   --->   Operation 6832 'add' 'add_ln740_180' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6833 [1/1] (0.00ns)   --->   "%sext_ln740_367 = sext i13 %add_ln740_193"   --->   Operation 6833 'sext' 'sext_ln740_367' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6834 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_205 = add i14 %add_ln740_204, i14 %add_ln740_198"   --->   Operation 6834 'add' 'add_ln740_205' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6835 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_206 = add i14 %add_ln740_205, i14 %sext_ln740_367"   --->   Operation 6835 'add' 'add_ln740_206' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6836 [1/1] (0.00ns)   --->   "%sext_ln740_376 = sext i13 %add_ln740_211"   --->   Operation 6836 'sext' 'sext_ln740_376' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6837 [1/1] (0.00ns)   --->   "%sext_ln740_380 = sext i13 %add_ln740_217"   --->   Operation 6837 'sext' 'sext_ln740_380' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6838 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_218 = add i14 %sext_ln740_380, i14 %sext_ln740_376"   --->   Operation 6838 'add' 'add_ln740_218' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6839 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_231 = add i14 %add_ln740_230, i14 %add_ln740_218"   --->   Operation 6839 'add' 'add_ln740_231' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6840 [1/1] (0.00ns)   --->   "%sext_ln740_27 = sext i11 %add_ln740_255"   --->   Operation 6840 'sext' 'sext_ln740_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6841 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_256 = add i14 %sext_ln740_27, i14 %add_ln740_243"   --->   Operation 6841 'add' 'add_ln740_256' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6842 [1/1] (0.00ns)   --->   "%sext_ln740_52 = sext i12 %add_ln740_281"   --->   Operation 6842 'sext' 'sext_ln740_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6843 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_282 = add i14 %sext_ln740_52, i14 %add_ln740_256"   --->   Operation 6843 'add' 'add_ln740_282' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6844 [1/1] (0.00ns)   --->   "%sext_ln740_393 = sext i13 %add_ln740_285"   --->   Operation 6844 'sext' 'sext_ln740_393' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6845 [1/1] (0.00ns)   --->   "%sext_ln740_394 = sext i13 %add_ln740_287"   --->   Operation 6845 'sext' 'sext_ln740_394' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6846 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_288 = add i14 %sext_ln740_394, i14 %sext_ln740_393"   --->   Operation 6846 'add' 'add_ln740_288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6847 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_295 = add i14 %add_ln740_294, i14 %add_ln740_288"   --->   Operation 6847 'add' 'add_ln740_295' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_322 = add i14 %add_ln740_321, i14 %add_ln740_315"   --->   Operation 6848 'add' 'add_ln740_322' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6849 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_336 = add i14 %add_ln740_335, i14 %add_ln740_322"   --->   Operation 6849 'add' 'add_ln740_336' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6850 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_356 = add i14 %add_ln740_355, i14 %add_ln740_352"   --->   Operation 6850 'add' 'add_ln740_356' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6851 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_363 = add i14 %add_ln740_362, i14 %add_ln740_356"   --->   Operation 6851 'add' 'add_ln740_363' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6852 [1/1] (0.00ns)   --->   "%sext_ln740_432 = sext i13 %add_ln740_370"   --->   Operation 6852 'sext' 'sext_ln740_432' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6853 [1/1] (0.00ns)   --->   "%sext_ln740_438 = sext i13 %add_ln740_376"   --->   Operation 6853 'sext' 'sext_ln740_438' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6854 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_377 = add i14 %sext_ln740_438, i14 %sext_ln740_432"   --->   Operation 6854 'add' 'add_ln740_377' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6855 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_391 = add i14 %add_ln740_390, i14 %add_ln740_377"   --->   Operation 6855 'add' 'add_ln740_391' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6856 [1/1] (0.00ns)   --->   "%sext_ln740_452 = sext i13 %add_ln740_399"   --->   Operation 6856 'sext' 'sext_ln740_452' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6857 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_406 = add i14 %add_ln740_405, i14 %sext_ln740_452"   --->   Operation 6857 'add' 'add_ln740_406' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6858 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_420 = add i14 %add_ln740_419, i14 %add_ln740_406"   --->   Operation 6858 'add' 'add_ln740_420' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6859 [1/1] (0.00ns)   --->   "%sext_ln740_475 = sext i13 %add_ln740_439"   --->   Operation 6859 'sext' 'sext_ln740_475' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6860 [1/1] (0.00ns)   --->   "%sext_ln740_480 = sext i13 %add_ln740_445"   --->   Operation 6860 'sext' 'sext_ln740_480' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6861 [1/1] (1.53ns)   --->   "%add_ln740_446 = add i14 %sext_ln740_480, i14 %sext_ln740_475"   --->   Operation 6861 'add' 'add_ln740_446' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6862 [1/1] (0.00ns)   --->   "%sext_ln740_488 = sext i13 %add_ln740_475"   --->   Operation 6862 'sext' 'sext_ln740_488' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6863 [1/1] (0.00ns)   --->   "%sext_ln740_98 = sext i11 %add_ln740_502"   --->   Operation 6863 'sext' 'sext_ln740_98' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6864 [1/1] (1.53ns)   --->   "%add_ln740_503 = add i14 %sext_ln740_98, i14 %sext_ln740_488"   --->   Operation 6864 'add' 'add_ln740_503' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6865 [1/1] (0.00ns)   --->   "%sext_ln740_503 = sext i13 %add_ln740_531"   --->   Operation 6865 'sext' 'sext_ln740_503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6866 [1/1] (0.00ns)   --->   "%sext_ln740_504 = sext i13 %add_ln740_533"   --->   Operation 6866 'sext' 'sext_ln740_504' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6867 [1/1] (1.53ns)   --->   "%add_ln740_534 = add i14 %sext_ln740_504, i14 %sext_ln740_503"   --->   Operation 6867 'add' 'add_ln740_534' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6868 [1/1] (0.00ns)   --->   "%sext_ln740_508 = sext i13 %add_ln740_543"   --->   Operation 6868 'sext' 'sext_ln740_508' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6869 [1/1] (0.00ns)   --->   "%sext_ln740_510 = sext i13 %add_ln740_546"   --->   Operation 6869 'sext' 'sext_ln740_510' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6870 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_547 = add i14 %sext_ln740_510, i14 %sext_ln740_508"   --->   Operation 6870 'add' 'add_ln740_547' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6871 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_554 = add i14 %add_ln740_553, i14 %add_ln740_547"   --->   Operation 6871 'add' 'add_ln740_554' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6872 [1/1] (0.00ns)   --->   "%sext_ln740_536 = sext i13 %add_ln740_594"   --->   Operation 6872 'sext' 'sext_ln740_536' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6873 [1/1] (0.00ns)   --->   "%sext_ln740_544 = sext i13 %add_ln740_606"   --->   Operation 6873 'sext' 'sext_ln740_544' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6874 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_607 = add i14 %sext_ln740_544, i14 %add_ln740_600"   --->   Operation 6874 'add' 'add_ln740_607' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6875 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_608 = add i14 %add_ln740_607, i14 %sext_ln740_536"   --->   Operation 6875 'add' 'add_ln740_608' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6876 [1/1] (0.00ns)   --->   "%sext_ln740_547 = sext i13 %add_ln740_615"   --->   Operation 6876 'sext' 'sext_ln740_547' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6877 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_622 = add i14 %add_ln740_621, i14 %sext_ln740_547"   --->   Operation 6877 'add' 'add_ln740_622' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6878 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_636 = add i14 %add_ln740_635, i14 %add_ln740_622"   --->   Operation 6878 'add' 'add_ln740_636' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6879 [1/1] (0.00ns)   --->   "%sext_ln740_570 = sext i13 %add_ln740_648"   --->   Operation 6879 'sext' 'sext_ln740_570' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6880 [1/1] (0.00ns)   --->   "%sext_ln740_110 = sext i12 %add_ln740_659"   --->   Operation 6880 'sext' 'sext_ln740_110' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6881 [1/1] (1.53ns)   --->   "%add_ln740_660 = add i14 %sext_ln740_110, i14 %sext_ln740_570"   --->   Operation 6881 'add' 'add_ln740_660' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6882 [1/1] (0.00ns)   --->   "%sext_ln740_574 = sext i13 %add_ln740_719"   --->   Operation 6882 'sext' 'sext_ln740_574' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6883 [1/1] (0.00ns)   --->   "%sext_ln740_576 = sext i13 %add_ln740_724"   --->   Operation 6883 'sext' 'sext_ln740_576' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6884 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_725 = add i14 %sext_ln740_576, i14 %add_ln740_721"   --->   Operation 6884 'add' 'add_ln740_725' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6885 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_726 = add i14 %add_ln740_725, i14 %sext_ln740_574"   --->   Operation 6885 'add' 'add_ln740_726' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6886 [1/1] (0.00ns)   --->   "%sext_ln740_597 = sext i13 %add_ln740_755"   --->   Operation 6886 'sext' 'sext_ln740_597' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6887 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_759 = add i14 %add_ln740_758, i14 %sext_ln740_597"   --->   Operation 6887 'add' 'add_ln740_759' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6888 [1/1] (0.00ns)   --->   "%sext_ln740_603 = sext i13 %add_ln740_765"   --->   Operation 6888 'sext' 'sext_ln740_603' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6889 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_766 = add i14 %sext_ln740_603, i14 %add_ln740_759"   --->   Operation 6889 'add' 'add_ln740_766' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6890 [1/1] (0.00ns)   --->   "%sext_ln740_626 = sext i13 %add_ln740_807"   --->   Operation 6890 'sext' 'sext_ln740_626' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6891 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_808 = add i14 %sext_ln740_626, i14 %add_ln740_801"   --->   Operation 6891 'add' 'add_ln740_808' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6892 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_822 = add i14 %add_ln740_821, i14 %add_ln740_808"   --->   Operation 6892 'add' 'add_ln740_822' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6893 [1/1] (0.00ns)   --->   "%sext_ln740_642 = sext i13 %add_ln740_836"   --->   Operation 6893 'sext' 'sext_ln740_642' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_837 = add i14 %sext_ln740_642, i14 %add_ln740_830"   --->   Operation 6894 'add' 'add_ln740_837' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6895 [1/1] (0.00ns)   --->   "%sext_ln740_652 = sext i13 %add_ln740_850"   --->   Operation 6895 'sext' 'sext_ln740_652' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6896 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_851 = add i14 %sext_ln740_652, i14 %add_ln740_837"   --->   Operation 6896 'add' 'add_ln740_851' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6897 [1/1] (0.00ns)   --->   "%sext_ln740_666 = sext i13 %add_ln740_870"   --->   Operation 6897 'sext' 'sext_ln740_666' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6898 [1/1] (0.00ns)   --->   "%sext_ln740_668 = sext i13 %add_ln740_872"   --->   Operation 6898 'sext' 'sext_ln740_668' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6899 [1/1] (0.00ns)   --->   "%sext_ln740_670 = sext i12 %add_ln740_875"   --->   Operation 6899 'sext' 'sext_ln740_670' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6900 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_876 = add i14 %sext_ln740_670, i14 %sext_ln740_668"   --->   Operation 6900 'add' 'add_ln740_876' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6901 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_877 = add i14 %add_ln740_876, i14 %sext_ln740_666"   --->   Operation 6901 'add' 'add_ln740_877' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6902 [1/1] (0.00ns)   --->   "%sext_ln740_176 = sext i11 %add_ln740_904"   --->   Operation 6902 'sext' 'sext_ln740_176' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6903 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_905 = add i14 %sext_ln740_176, i14 %add_ln740_892"   --->   Operation 6903 'add' 'add_ln740_905' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6904 [1/1] (0.00ns)   --->   "%sext_ln740_202 = sext i12 %add_ln740_931"   --->   Operation 6904 'sext' 'sext_ln740_202' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6905 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_932 = add i14 %sext_ln740_202, i14 %add_ln740_905"   --->   Operation 6905 'add' 'add_ln740_932' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6906 [1/1] (0.00ns)   --->   "%sext_ln740_680 = sext i10 %add_ln740_948"   --->   Operation 6906 'sext' 'sext_ln740_680' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6907 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_949 = add i14 %sext_ln740_680, i14 %add_ln740_946"   --->   Operation 6907 'add' 'add_ln740_949' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6908 [1/1] (0.00ns)   --->   "%sext_ln740_684 = sext i13 %add_ln740_955"   --->   Operation 6908 'sext' 'sext_ln740_684' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6909 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_956 = add i14 %sext_ln740_684, i14 %add_ln740_949"   --->   Operation 6909 'add' 'add_ln740_956' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6910 [1/1] (0.00ns)   --->   "%sext_ln740_687 = sext i13 %add_ln740_962"   --->   Operation 6910 'sext' 'sext_ln740_687' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6911 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_969 = add i14 %add_ln740_968, i14 %sext_ln740_687"   --->   Operation 6911 'add' 'add_ln740_969' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6912 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_982 = add i14 %add_ln740_981, i14 %add_ln740_969"   --->   Operation 6912 'add' 'add_ln740_982' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6913 [1/1] (0.00ns)   --->   "%sext_ln740_698 = sext i13 %add_ln740_985"   --->   Operation 6913 'sext' 'sext_ln740_698' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6914 [1/1] (0.00ns)   --->   "%sext_ln740_700 = sext i13 %add_ln740_987"   --->   Operation 6914 'sext' 'sext_ln740_700' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6915 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_988 = add i14 %sext_ln740_700, i14 %sext_ln740_698"   --->   Operation 6915 'add' 'add_ln740_988' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6916 [1/1] (0.00ns)   --->   "%sext_ln740_705 = sext i13 %add_ln740_994"   --->   Operation 6916 'sext' 'sext_ln740_705' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6917 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_995 = add i14 %sext_ln740_705, i14 %add_ln740_988"   --->   Operation 6917 'add' 'add_ln740_995' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6918 [1/1] (0.00ns)   --->   "%sext_ln740_714 = sext i12 %add_ln740_1013"   --->   Operation 6918 'sext' 'sext_ln740_714' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6919 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1020 = add i14 %add_ln740_1019, i14 %sext_ln740_714"   --->   Operation 6919 'add' 'add_ln740_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6920 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1033 = add i14 %add_ln740_1032, i14 %add_ln740_1020"   --->   Operation 6920 'add' 'add_ln740_1033' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6921 [1/1] (0.00ns)   --->   "%sext_ln740_730 = sext i13 %add_ln740_1045"   --->   Operation 6921 'sext' 'sext_ln740_730' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6922 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1046 = add i14 %sext_ln740_730, i14 %add_ln740_1040"   --->   Operation 6922 'add' 'add_ln740_1046' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6923 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1059 = add i14 %add_ln740_1058, i14 %add_ln740_1046"   --->   Operation 6923 'add' 'add_ln740_1059' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6924 [1/1] (0.00ns)   --->   "%sext_ln740_739 = sext i13 %add_ln740_1064"   --->   Operation 6924 'sext' 'sext_ln740_739' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6925 [1/1] (0.00ns)   --->   "%sext_ln740_744 = sext i13 %add_ln740_1070"   --->   Operation 6925 'sext' 'sext_ln740_744' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6926 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1071 = add i14 %sext_ln740_744, i14 %sext_ln740_739"   --->   Operation 6926 'add' 'add_ln740_1071' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6927 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1084 = add i14 %add_ln740_1083, i14 %add_ln740_1071"   --->   Operation 6927 'add' 'add_ln740_1084' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6928 [1/1] (0.00ns)   --->   "%sext_ln740_215 = sext i12 %add_ln740_1109"   --->   Operation 6928 'sext' 'sext_ln740_215' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6929 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1110 = add i14 %sext_ln740_215, i14 %add_ln740_1097"   --->   Operation 6929 'add' 'add_ln740_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6930 [1/1] (0.00ns)   --->   "%sext_ln740_239 = sext i12 %add_ln740_1135"   --->   Operation 6930 'sext' 'sext_ln740_239' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6931 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1136 = add i14 %sext_ln740_239, i14 %add_ln740_1110"   --->   Operation 6931 'add' 'add_ln740_1136' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 6932 [1/1] (0.00ns)   --->   "%sext_ln740_791 = sext i13 %add_ln740_1173"   --->   Operation 6932 'sext' 'sext_ln740_791' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6933 [1/1] (0.00ns)   --->   "%sext_ln740_801 = sext i13 %add_ln740_1185"   --->   Operation 6933 'sext' 'sext_ln740_801' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6934 [1/1] (1.53ns)   --->   "%add_ln740_1186 = add i14 %sext_ln740_801, i14 %sext_ln740_791"   --->   Operation 6934 'add' 'add_ln740_1186' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6935 [1/1] (0.00ns)   --->   "%sext_ln740_829 = sext i13 %add_ln740_1223"   --->   Operation 6935 'sext' 'sext_ln740_829' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6936 [1/1] (0.00ns)   --->   "%sext_ln740_838 = sext i13 %add_ln740_1235"   --->   Operation 6936 'sext' 'sext_ln740_838' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6937 [1/1] (1.53ns)   --->   "%add_ln740_1236 = add i14 %sext_ln740_838, i14 %sext_ln740_829"   --->   Operation 6937 'add' 'add_ln740_1236' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 6938 [1/1] (0.00ns)   --->   "%sext_ln740_848 = sext i13 %add_ln740_1249"   --->   Operation 6938 'sext' 'sext_ln740_848' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6939 [1/1] (0.00ns)   --->   "%sext_ln740_857 = sext i13 %add_ln740_1261"   --->   Operation 6939 'sext' 'sext_ln740_857' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 6940 [1/1] (1.53ns)   --->   "%add_ln740_1262 = add i14 %sext_ln740_857, i14 %sext_ln740_848"   --->   Operation 6940 'add' 'add_ln740_1262' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.13>
ST_6 : Operation 6941 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_106 = add i14 %add_ln740_105, i14 %add_ln740_93"   --->   Operation 6941 'add' 'add_ln740_106' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6942 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_131 = add i14 %add_ln740_130, i14 %add_ln740_106"   --->   Operation 6942 'add' 'add_ln740_131' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_155 = add i14 %add_ln740_154, i14 %add_ln740_142"   --->   Operation 6943 'add' 'add_ln740_155' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6944 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_181 = add i14 %add_ln740_180, i14 %add_ln740_155"   --->   Operation 6944 'add' 'add_ln740_181' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6945 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_232 = add i14 %add_ln740_231, i14 %add_ln740_206"   --->   Operation 6945 'add' 'add_ln740_232' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6946 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_283 = add i14 %add_ln740_282, i14 %add_ln740_232"   --->   Operation 6946 'add' 'add_ln740_283' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_309 = add i14 %add_ln740_308, i14 %add_ln740_295"   --->   Operation 6947 'add' 'add_ln740_309' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6948 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_337 = add i14 %add_ln740_336, i14 %add_ln740_309"   --->   Operation 6948 'add' 'add_ln740_337' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6949 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_364 = add i14 %add_ln740_363, i14 %add_ln740_350"   --->   Operation 6949 'add' 'add_ln740_364' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6950 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_392 = add i14 %add_ln740_391, i14 %add_ln740_364"   --->   Operation 6950 'add' 'add_ln740_392' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6951 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_433 = add i14 %add_ln740_432, i14 %add_ln740_426"   --->   Operation 6951 'add' 'add_ln740_433' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6952 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_447 = add i14 %add_ln740_446, i14 %add_ln740_433"   --->   Operation 6952 'add' 'add_ln740_447' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6953 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_541 = add i14 %add_ln740_540, i14 %add_ln740_534"   --->   Operation 6953 'add' 'add_ln740_541' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6954 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_555 = add i14 %add_ln740_554, i14 %add_ln740_541"   --->   Operation 6954 'add' 'add_ln740_555' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6955 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_582 = add i14 %add_ln740_581, i14 %add_ln740_568"   --->   Operation 6955 'add' 'add_ln740_582' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6956 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_609 = add i14 %add_ln740_608, i14 %add_ln740_582"   --->   Operation 6956 'add' 'add_ln740_609' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6957 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_661 = add i14 %add_ln740_660, i14 %add_ln740_636"   --->   Operation 6957 'add' 'add_ln740_661' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6958 [1/1] (0.00ns)   --->   "%sext_ln740_162 = sext i13 %add_ln740_713"   --->   Operation 6958 'sext' 'sext_ln740_162' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6959 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_714 = add i14 %sext_ln740_162, i14 %add_ln740_661"   --->   Operation 6959 'add' 'add_ln740_714' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6960 [1/1] (0.00ns)   --->   "%sext_ln740_591 = sext i13 %add_ln740_746"   --->   Operation 6960 'sext' 'sext_ln740_591' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6961 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_753 = add i14 %add_ln740_752, i14 %sext_ln740_591"   --->   Operation 6961 'add' 'add_ln740_753' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6962 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_767 = add i14 %add_ln740_766, i14 %add_ln740_753"   --->   Operation 6962 'add' 'add_ln740_767' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6963 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_795 = add i14 %add_ln740_794, i14 %add_ln740_781"   --->   Operation 6963 'add' 'add_ln740_795' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6964 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_823 = add i14 %add_ln740_822, i14 %add_ln740_795"   --->   Operation 6964 'add' 'add_ln740_823' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6965 [1/1] (0.00ns)   --->   "%sext_ln740_656 = sext i13 %add_ln740_857"   --->   Operation 6965 'sext' 'sext_ln740_656' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6966 [1/1] (0.00ns)   --->   "%sext_ln740_661 = sext i13 %add_ln740_863"   --->   Operation 6966 'sext' 'sext_ln740_661' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6967 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_864 = add i14 %sext_ln740_661, i14 %sext_ln740_656"   --->   Operation 6967 'add' 'add_ln740_864' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6968 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_878 = add i14 %add_ln740_877, i14 %add_ln740_864"   --->   Operation 6968 'add' 'add_ln740_878' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6969 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_957 = add i14 %add_ln740_956, i14 %add_ln740_944"   --->   Operation 6969 'add' 'add_ln740_957' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6970 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_983 = add i14 %add_ln740_982, i14 %add_ln740_957"   --->   Operation 6970 'add' 'add_ln740_983' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6971 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1008 = add i14 %add_ln740_1007, i14 %add_ln740_995"   --->   Operation 6971 'add' 'add_ln740_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6972 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1034 = add i14 %add_ln740_1033, i14 %add_ln740_1008"   --->   Operation 6972 'add' 'add_ln740_1034' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6973 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1085 = add i14 %add_ln740_1084, i14 %add_ln740_1059"   --->   Operation 6973 'add' 'add_ln740_1085' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6974 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1137 = add i14 %add_ln740_1136, i14 %add_ln740_1085"   --->   Operation 6974 'add' 'add_ln740_1137' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6975 [1/1] (0.00ns)   --->   "%sext_ln740_770 = sext i13 %add_ln740_1148"   --->   Operation 6975 'sext' 'sext_ln740_770' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6976 [1/1] (0.00ns)   --->   "%sext_ln740_780 = sext i13 %add_ln740_1160"   --->   Operation 6976 'sext' 'sext_ln740_780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6977 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1161 = add i14 %sext_ln740_780, i14 %sext_ln740_770"   --->   Operation 6977 'add' 'add_ln740_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6978 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1187 = add i14 %add_ln740_1186, i14 %add_ln740_1161"   --->   Operation 6978 'add' 'add_ln740_1187' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6979 [1/1] (0.00ns)   --->   "%sext_ln740_809 = sext i12 %add_ln740_1198"   --->   Operation 6979 'sext' 'sext_ln740_809' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6980 [1/1] (0.00ns)   --->   "%sext_ln740_819 = sext i13 %add_ln740_1210"   --->   Operation 6980 'sext' 'sext_ln740_819' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6981 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1211 = add i14 %sext_ln740_819, i14 %sext_ln740_809"   --->   Operation 6981 'add' 'add_ln740_1211' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6982 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1237 = add i14 %add_ln740_1236, i14 %add_ln740_1211"   --->   Operation 6982 'add' 'add_ln740_1237' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6983 [1/1] (0.00ns)   --->   "%sext_ln740_265 = sext i13 %add_ln740_1287"   --->   Operation 6983 'sext' 'sext_ln740_265' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6984 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1288 = add i14 %sext_ln740_265, i14 %add_ln740_1262"   --->   Operation 6984 'add' 'add_ln740_1288' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 6985 [1/1] (0.00ns)   --->   "%sext_ln740_314 = sext i13 %add_ln740_1337"   --->   Operation 6985 'sext' 'sext_ln740_314' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 6986 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_1338 = add i14 %sext_ln740_314, i14 %add_ln740_1288"   --->   Operation 6986 'add' 'add_ln740_1338' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 3.13>
ST_7 : Operation 6987 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_182 = add i14 %add_ln740_181, i14 %add_ln740_131"   --->   Operation 6987 'add' 'add_ln740_182' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6988 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740 = add i14 %add_ln740_283, i14 %add_ln740_182"   --->   Operation 6988 'add' 'add_ln740' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6989 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_448 = add i14 %add_ln740_447, i14 %add_ln740_420"   --->   Operation 6989 'add' 'add_ln740_448' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6990 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_504 = add i14 %add_ln740_503, i14 %add_ln740_448"   --->   Operation 6990 'add' 'add_ln740_504' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_529 = add i14 %add_ln740_528, i14 %add_ln740_516"   --->   Operation 6991 'add' 'add_ln740_529' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6992 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_556 = add i14 %add_ln740_555, i14 %add_ln740_529"   --->   Operation 6992 'add' 'add_ln740_556' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6993 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_740 = add i14 %add_ln740_739, i14 %add_ln740_726"   --->   Operation 6993 'add' 'add_ln740_740' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6994 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_768 = add i14 %add_ln740_767, i14 %add_ln740_740"   --->   Operation 6994 'add' 'add_ln740_768' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_879 = add i14 %add_ln740_878, i14 %add_ln740_851"   --->   Operation 6995 'add' 'add_ln740_879' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6996 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_933 = add i14 %add_ln740_932, i14 %add_ln740_879"   --->   Operation 6996 'add' 'add_ln740_933' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6997 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1035 = add i14 %add_ln740_1034, i14 %add_ln740_983"   --->   Operation 6997 'add' 'add_ln740_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6998 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_18 = add i14 %add_ln740_1137, i14 %add_ln740_1035"   --->   Operation 6998 'add' 'add_ln740_18' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 6999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_1238 = add i14 %add_ln740_1237, i14 %add_ln740_1187"   --->   Operation 6999 'add' 'add_ln740_1238' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 7000 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_19 = add i14 %add_ln740_1338, i14 %add_ln740_1238"   --->   Operation 7000 'add' 'add_ln740_19' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.13>
ST_8 : Operation 7001 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 7001 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7002 [1/1] (0.00ns)   --->   "%specresourcelimit_ln31 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 634, void @empty_2, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:31]   --->   Operation 7002 'specresourcelimit' 'specresourcelimit_ln31' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7003 [1/1] (0.00ns)   --->   "%shl_ln4 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740, i2 0"   --->   Operation 7003 'bitconcatenate' 'shl_ln4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7004 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_393 = add i14 %add_ln740_392, i14 %add_ln740_337"   --->   Operation 7004 'add' 'add_ln740_393' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7005 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_15 = add i14 %add_ln740_504, i14 %add_ln740_393"   --->   Operation 7005 'add' 'add_ln740_15' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7006 [1/1] (0.00ns)   --->   "%shl_ln740_s = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_15, i2 0"   --->   Operation 7006 'bitconcatenate' 'shl_ln740_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7007 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_610 = add i14 %add_ln740_609, i14 %add_ln740_556"   --->   Operation 7007 'add' 'add_ln740_610' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7008 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_16 = add i14 %add_ln740_714, i14 %add_ln740_610"   --->   Operation 7008 'add' 'add_ln740_16' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7009 [1/1] (0.00ns)   --->   "%shl_ln740_14 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_16, i2 0"   --->   Operation 7009 'bitconcatenate' 'shl_ln740_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7010 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln740_824 = add i14 %add_ln740_823, i14 %add_ln740_768"   --->   Operation 7010 'add' 'add_ln740_824' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7011 [1/1] (3.13ns) (root node of TernaryAdder)   --->   "%add_ln740_17 = add i14 %add_ln740_933, i14 %add_ln740_824"   --->   Operation 7011 'add' 'add_ln740_17' <Predicate = true> <Delay = 3.13> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.56> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 7012 [1/1] (0.00ns)   --->   "%shl_ln740_15 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_17, i2 0"   --->   Operation 7012 'bitconcatenate' 'shl_ln740_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7013 [1/1] (0.00ns)   --->   "%shl_ln740_16 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_18, i2 0"   --->   Operation 7013 'bitconcatenate' 'shl_ln740_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7014 [1/1] (0.00ns)   --->   "%shl_ln740_17 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i14.i2, i14 %add_ln740_19, i2 0"   --->   Operation 7014 'bitconcatenate' 'shl_ln740_17' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7015 [1/1] (0.00ns)   --->   "%newret = insertvalue i96 <undef>, i16 %shl_ln4"   --->   Operation 7015 'insertvalue' 'newret' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7016 [1/1] (0.00ns)   --->   "%newret2 = insertvalue i96 %newret, i16 %shl_ln740_s"   --->   Operation 7016 'insertvalue' 'newret2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7017 [1/1] (0.00ns)   --->   "%newret4 = insertvalue i96 %newret2, i16 %shl_ln740_14"   --->   Operation 7017 'insertvalue' 'newret4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7018 [1/1] (0.00ns)   --->   "%newret6 = insertvalue i96 %newret4, i16 %shl_ln740_15"   --->   Operation 7018 'insertvalue' 'newret6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7019 [1/1] (0.00ns)   --->   "%newret8 = insertvalue i96 %newret6, i16 %shl_ln740_16"   --->   Operation 7019 'insertvalue' 'newret8' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7020 [1/1] (0.00ns)   --->   "%newret3 = insertvalue i96 %newret8, i16 %shl_ln740_17"   --->   Operation 7020 'insertvalue' 'newret3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 7021 [1/1] (0.00ns)   --->   "%ret_ln740 = ret i96 %newret3"   --->   Operation 7021 'ret' 'ret_ln740' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.416ns.

 <State 1>: 5.28ns
The critical path consists of the following:
	wire read operation ('p_read_22', firmware/nnet_utils/nnet_dense_latency.h:38) on port 'p_read' (firmware/nnet_utils/nnet_dense_latency.h:38) [4]  (0 ns)
	'mul' operation ('mul_ln1171') [37]  (5.28 ns)

 <State 2>: 3.13ns
The critical path consists of the following:
	'sub' operation ('sub_ln1171_322') [2242]  (0 ns)
	'sub' operation ('sub_ln1171_323') [2245]  (3.13 ns)

 <State 3>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_89') [4902]  (0 ns)
	'add' operation ('add_ln740_92') [4906]  (3.13 ns)

 <State 4>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_87') [4899]  (0 ns)
	'add' operation ('add_ln740_93') [4907]  (3.13 ns)

 <State 5>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_117') [4942]  (0 ns)
	'add' operation ('add_ln740_130') [4962]  (3.13 ns)

 <State 6>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_106') [4926]  (0 ns)
	'add' operation ('add_ln740_131') [4963]  (3.13 ns)

 <State 7>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_182') [5044]  (0 ns)
	'add' operation ('add_ln740') [5218]  (3.13 ns)

 <State 8>: 3.13ns
The critical path consists of the following:
	'add' operation ('add_ln740_393') [5386]  (0 ns)
	'add' operation ('add_ln740_15') [5581]  (3.13 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
