<profile>

<section name = "Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_66_4'" level="0">
<item name = "Date">Tue Jan 27 15:47:15 2026
</item>
<item name = "Version">2025.1.1 (Build 6214317 on Sep 11 2025)</item>
<item name = "Project">project_1</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 3.956 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">66, 66, 0.660 us, 0.660 us, 65, 65, loop auto-rewind stp (delay=0 clock cycles(s))</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_66_4">64, 64, 2, 1, 1, 64, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 148, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 0, 65, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, 0, 45, -</column>
<column name="Register">-, -, 38, -, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="sparsemux_33_4_24_1_1_U1">sparsemux_33_4_24_1_1, 0, 0, 0, 65, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln66_fu_378_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln68_1_fu_519_p2">+, 0, 0, 32, 25, 25</column>
<column name="add_ln68_fu_513_p2">+, 0, 0, 31, 24, 24</column>
<column name="and_ln68_fu_547_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln66_fu_372_p2">icmp, 0, 0, 15, 7, 8</column>
<column name="select_ln68_1_fu_567_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln68_fu_559_p3">select, 0, 0, 24, 1, 23</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln68_1_fu_553_p2">xor, 0, 0, 2, 1, 1</column>
<column name="xor_ln68_fu_541_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_j_1">9, 2, 7, 14</column>
<column name="empty_fu_130">9, 2, 24, 48</column>
<column name="j_fu_134">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_fu_130">24, 0, 24, 0</column>
<column name="j_fu_134">7, 0, 7, 0</column>
<column name="trunc_ln66_reg_602">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_66_4, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_66_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_66_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_66_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_66_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, top_kernel_Pipeline_VITIS_LOOP_66_4, return value</column>
<column name="i">in, 8, ap_none, i, scalar</column>
<column name="A_0_address0">out, 10, ap_memory, A_0, array</column>
<column name="A_0_ce0">out, 1, ap_memory, A_0, array</column>
<column name="A_0_q0">in, 24, ap_memory, A_0, array</column>
<column name="A_1_address0">out, 10, ap_memory, A_1, array</column>
<column name="A_1_ce0">out, 1, ap_memory, A_1, array</column>
<column name="A_1_q0">in, 24, ap_memory, A_1, array</column>
<column name="A_2_address0">out, 10, ap_memory, A_2, array</column>
<column name="A_2_ce0">out, 1, ap_memory, A_2, array</column>
<column name="A_2_q0">in, 24, ap_memory, A_2, array</column>
<column name="A_3_address0">out, 10, ap_memory, A_3, array</column>
<column name="A_3_ce0">out, 1, ap_memory, A_3, array</column>
<column name="A_3_q0">in, 24, ap_memory, A_3, array</column>
<column name="A_4_address0">out, 10, ap_memory, A_4, array</column>
<column name="A_4_ce0">out, 1, ap_memory, A_4, array</column>
<column name="A_4_q0">in, 24, ap_memory, A_4, array</column>
<column name="A_5_address0">out, 10, ap_memory, A_5, array</column>
<column name="A_5_ce0">out, 1, ap_memory, A_5, array</column>
<column name="A_5_q0">in, 24, ap_memory, A_5, array</column>
<column name="A_6_address0">out, 10, ap_memory, A_6, array</column>
<column name="A_6_ce0">out, 1, ap_memory, A_6, array</column>
<column name="A_6_q0">in, 24, ap_memory, A_6, array</column>
<column name="A_7_address0">out, 10, ap_memory, A_7, array</column>
<column name="A_7_ce0">out, 1, ap_memory, A_7, array</column>
<column name="A_7_q0">in, 24, ap_memory, A_7, array</column>
<column name="A_8_address0">out, 10, ap_memory, A_8, array</column>
<column name="A_8_ce0">out, 1, ap_memory, A_8, array</column>
<column name="A_8_q0">in, 24, ap_memory, A_8, array</column>
<column name="A_9_address0">out, 10, ap_memory, A_9, array</column>
<column name="A_9_ce0">out, 1, ap_memory, A_9, array</column>
<column name="A_9_q0">in, 24, ap_memory, A_9, array</column>
<column name="A_10_address0">out, 10, ap_memory, A_10, array</column>
<column name="A_10_ce0">out, 1, ap_memory, A_10, array</column>
<column name="A_10_q0">in, 24, ap_memory, A_10, array</column>
<column name="A_11_address0">out, 10, ap_memory, A_11, array</column>
<column name="A_11_ce0">out, 1, ap_memory, A_11, array</column>
<column name="A_11_q0">in, 24, ap_memory, A_11, array</column>
<column name="A_12_address0">out, 10, ap_memory, A_12, array</column>
<column name="A_12_ce0">out, 1, ap_memory, A_12, array</column>
<column name="A_12_q0">in, 24, ap_memory, A_12, array</column>
<column name="A_13_address0">out, 10, ap_memory, A_13, array</column>
<column name="A_13_ce0">out, 1, ap_memory, A_13, array</column>
<column name="A_13_q0">in, 24, ap_memory, A_13, array</column>
<column name="A_14_address0">out, 10, ap_memory, A_14, array</column>
<column name="A_14_ce0">out, 1, ap_memory, A_14, array</column>
<column name="A_14_q0">in, 24, ap_memory, A_14, array</column>
<column name="A_15_address0">out, 10, ap_memory, A_15, array</column>
<column name="A_15_ce0">out, 1, ap_memory, A_15, array</column>
<column name="A_15_q0">in, 24, ap_memory, A_15, array</column>
<column name="p_out">out, 24, ap_vld, p_out, pointer</column>
<column name="p_out_ap_vld">out, 1, ap_vld, p_out, pointer</column>
</table>
</item>
</section>
</profile>
