{"sections":[],"metadata":{"externalID":"s:3FSM6FormatO7verilogyA2CmF","symbolKind":"case","title":"Format.verilog","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"verilog","kind":"identifier"}],"modules":[{"name":"FSM"}],"roleHeading":"Case","role":"symbol"},"identifier":{"interfaceLanguage":"swift","url":"doc:\/\/FSM\/documentation\/FSM\/Format\/verilog"},"abstract":[{"type":"text","text":"A Verilog FSM"}],"kind":"symbol","primaryContentSections":[{"kind":"declarations","declarations":[{"tokens":[{"kind":"keyword","text":"case"},{"kind":"text","text":" "},{"kind":"identifier","text":"verilog"}],"platforms":["Linux"],"languages":["swift"]}]}],"hierarchy":{"paths":[["doc:\/\/FSM\/documentation\/FSM","doc:\/\/FSM\/documentation\/FSM\/Format"]]},"schemaVersion":{"major":0,"patch":0,"minor":3},"variants":[{"traits":[{"interfaceLanguage":"swift"}],"paths":["\/documentation\/fsm\/format\/verilog"]}],"references":{"doc://FSM/documentation/FSM":{"abstract":[{"text":"The ","type":"text"},{"isActive":true,"identifier":"doc:\/\/FSM\/documentation\/FSM\/FSM","type":"reference"},{"text":" module provides a high-performance, type-safe framework","type":"text"},{"text":" ","type":"text"},{"text":"for defining and manipulating finite state machines in Swift.","type":"text"},{"text":" ","type":"text"},{"text":"It is designed for both academic and production use, supporting extensibility","type":"text"},{"text":" ","type":"text"},{"text":"and cross-platform compatibility.","type":"text"}],"type":"topic","role":"collection","kind":"symbol","url":"\/documentation\/fsm","title":"FSM","identifier":"doc:\/\/FSM\/documentation\/FSM"},"doc://FSM/documentation/FSM/Format":{"identifier":"doc:\/\/FSM\/documentation\/FSM\/Format","title":"Format","type":"topic","role":"symbol","fragments":[{"text":"enum","kind":"keyword"},{"text":" ","kind":"text"},{"text":"Format","kind":"identifier"}],"navigatorTitle":[{"text":"Format","kind":"identifier"}],"url":"\/documentation\/fsm\/format","abstract":[{"text":"Known machine formats.","type":"text"}],"kind":"symbol"},"doc://FSM/documentation/FSM/Format/verilog":{"abstract":[{"type":"text","text":"A Verilog FSM"}],"type":"topic","role":"symbol","kind":"symbol","url":"\/documentation\/fsm\/format\/verilog","title":"Format.verilog","identifier":"doc:\/\/FSM\/documentation\/FSM\/Format\/verilog","fragments":[{"text":"case","kind":"keyword"},{"text":" ","kind":"text"},{"text":"verilog","kind":"identifier"}]},"doc://FSM/documentation/FSM/FSM":{"title":"FSM","kind":"symbol","role":"symbol","identifier":"doc:\/\/FSM\/documentation\/FSM\/FSM","url":"\/documentation\/fsm\/fsm","type":"topic","abstract":[{"text":"Abstract representation of a finite-state machine","type":"text"}],"navigatorTitle":[{"kind":"identifier","text":"FSM"}],"fragments":[{"kind":"keyword","text":"protocol"},{"kind":"text","text":" "},{"kind":"identifier","text":"FSM"}]}}}