library IEEE;
use 	  IEEE.STD_LOGIC_1164.all;

entity Register is
	
		port( 
				enable : in std_logic;
				reset  : in std_logic;
				clk    : in std_logic;
				


entity RegN is
	generic(N: positive := 4);
	port(dataIn 				: in  std_logic_vector (N-1 downto 0);
		  enable, reset, clk : in  std_logic;
		  dataOut				: out std_logic_vector (N-1 downto 0));
end RegN;

architecture Behavioral of RegN is
begin
	process(clk)
		begin
			if (rising_edge(clk)) then 
				if (reset = '1') then
					dataOut <= (others => '0');
				elsif (enable = '1') then
						dataOut <= dataIn;
				end if;
			end if;
	end process;
end Behavioral;