// Seed: 455612695
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output wor id_2,
    output tri0 id_3
    , id_11,
    output wire id_4,
    input supply0 id_5,
    input tri1 id_6,
    input wand id_7,
    output supply0 id_8,
    input wire id_9
);
  wire id_12;
  wire id_13;
  id_14();
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1,
    output wand  id_2,
    input  tri   id_3,
    input  tri1  id_4,
    output wor   id_5,
    input  tri   id_6
    , id_8
);
  supply1 id_9, id_10, id_11, id_12;
  initial
  `define pp_13 0
  module_0(
      id_4, id_3, id_2, id_5, id_5, id_4, id_4, id_6, id_5, id_6
  );
  wire id_14;
  always begin
    id_11 = 1;
    id_8 <= 1'b0;
    id_0 <= 1;
  end
endmodule
