#===================================
# run_hls.tcl for FIR
#===================================
# open the HLS project fir.prj
open_project mm.prj -reset
# set the top-level function of the design to be fir
set_top mm
# add design files
add_files mm.cpp
# add the testbench files
add_files -tb mm_test.cpp

# open HLS solution solution1
open_solution "solution3"
# set target FPGA device: Alveo U50 in this example
set_part {xcu50-fsvh2104-2-e}
# target clock period is 5 ns, i.e., 200MHz
create_clock -period 3

# do a c simulation
csim_design
# synthesize the design
csynth_design
# do a co-simulation
#cosim_design
# close project and quit
close_project
# exit Vivado HLS
quit