# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 372 \
    name IN_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_0_0_V \
    op interface \
    ports { IN_0_0_V_address0 { O 7 vector } IN_0_0_V_ce0 { O 1 bit } IN_0_0_V_q0 { I 14 vector } IN_0_0_V_address1 { O 7 vector } IN_0_0_V_ce1 { O 1 bit } IN_0_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 373 \
    name IN_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_0_1_V \
    op interface \
    ports { IN_0_1_V_address0 { O 7 vector } IN_0_1_V_ce0 { O 1 bit } IN_0_1_V_q0 { I 14 vector } IN_0_1_V_address1 { O 7 vector } IN_0_1_V_ce1 { O 1 bit } IN_0_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 374 \
    name IN_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_1_0_V \
    op interface \
    ports { IN_1_0_V_address0 { O 7 vector } IN_1_0_V_ce0 { O 1 bit } IN_1_0_V_q0 { I 14 vector } IN_1_0_V_address1 { O 7 vector } IN_1_0_V_ce1 { O 1 bit } IN_1_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 375 \
    name IN_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_1_1_V \
    op interface \
    ports { IN_1_1_V_address0 { O 7 vector } IN_1_1_V_ce0 { O 1 bit } IN_1_1_V_q0 { I 14 vector } IN_1_1_V_address1 { O 7 vector } IN_1_1_V_ce1 { O 1 bit } IN_1_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 376 \
    name IN_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_2_0_V \
    op interface \
    ports { IN_2_0_V_address0 { O 7 vector } IN_2_0_V_ce0 { O 1 bit } IN_2_0_V_q0 { I 14 vector } IN_2_0_V_address1 { O 7 vector } IN_2_0_V_ce1 { O 1 bit } IN_2_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 377 \
    name IN_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_2_1_V \
    op interface \
    ports { IN_2_1_V_address0 { O 7 vector } IN_2_1_V_ce0 { O 1 bit } IN_2_1_V_q0 { I 14 vector } IN_2_1_V_address1 { O 7 vector } IN_2_1_V_ce1 { O 1 bit } IN_2_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 378 \
    name IN_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_3_0_V \
    op interface \
    ports { IN_3_0_V_address0 { O 7 vector } IN_3_0_V_ce0 { O 1 bit } IN_3_0_V_q0 { I 14 vector } IN_3_0_V_address1 { O 7 vector } IN_3_0_V_ce1 { O 1 bit } IN_3_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 379 \
    name IN_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_3_1_V \
    op interface \
    ports { IN_3_1_V_address0 { O 7 vector } IN_3_1_V_ce0 { O 1 bit } IN_3_1_V_q0 { I 14 vector } IN_3_1_V_address1 { O 7 vector } IN_3_1_V_ce1 { O 1 bit } IN_3_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 380 \
    name IN_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_4_0_V \
    op interface \
    ports { IN_4_0_V_address0 { O 7 vector } IN_4_0_V_ce0 { O 1 bit } IN_4_0_V_q0 { I 14 vector } IN_4_0_V_address1 { O 7 vector } IN_4_0_V_ce1 { O 1 bit } IN_4_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 381 \
    name IN_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_4_1_V \
    op interface \
    ports { IN_4_1_V_address0 { O 7 vector } IN_4_1_V_ce0 { O 1 bit } IN_4_1_V_q0 { I 14 vector } IN_4_1_V_address1 { O 7 vector } IN_4_1_V_ce1 { O 1 bit } IN_4_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 382 \
    name IN_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_5_0_V \
    op interface \
    ports { IN_5_0_V_address0 { O 7 vector } IN_5_0_V_ce0 { O 1 bit } IN_5_0_V_q0 { I 14 vector } IN_5_0_V_address1 { O 7 vector } IN_5_0_V_ce1 { O 1 bit } IN_5_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 383 \
    name IN_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_5_1_V \
    op interface \
    ports { IN_5_1_V_address0 { O 7 vector } IN_5_1_V_ce0 { O 1 bit } IN_5_1_V_q0 { I 14 vector } IN_5_1_V_address1 { O 7 vector } IN_5_1_V_ce1 { O 1 bit } IN_5_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 384 \
    name IN_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_6_0_V \
    op interface \
    ports { IN_6_0_V_address0 { O 7 vector } IN_6_0_V_ce0 { O 1 bit } IN_6_0_V_q0 { I 14 vector } IN_6_0_V_address1 { O 7 vector } IN_6_0_V_ce1 { O 1 bit } IN_6_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 385 \
    name IN_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_6_1_V \
    op interface \
    ports { IN_6_1_V_address0 { O 7 vector } IN_6_1_V_ce0 { O 1 bit } IN_6_1_V_q0 { I 14 vector } IN_6_1_V_address1 { O 7 vector } IN_6_1_V_ce1 { O 1 bit } IN_6_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 386 \
    name IN_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_7_0_V \
    op interface \
    ports { IN_7_0_V_address0 { O 7 vector } IN_7_0_V_ce0 { O 1 bit } IN_7_0_V_q0 { I 14 vector } IN_7_0_V_address1 { O 7 vector } IN_7_0_V_ce1 { O 1 bit } IN_7_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 387 \
    name IN_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_7_1_V \
    op interface \
    ports { IN_7_1_V_address0 { O 7 vector } IN_7_1_V_ce0 { O 1 bit } IN_7_1_V_q0 { I 14 vector } IN_7_1_V_address1 { O 7 vector } IN_7_1_V_ce1 { O 1 bit } IN_7_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 388 \
    name IN_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_8_0_V \
    op interface \
    ports { IN_8_0_V_address0 { O 7 vector } IN_8_0_V_ce0 { O 1 bit } IN_8_0_V_q0 { I 14 vector } IN_8_0_V_address1 { O 7 vector } IN_8_0_V_ce1 { O 1 bit } IN_8_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 389 \
    name IN_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_8_1_V \
    op interface \
    ports { IN_8_1_V_address0 { O 7 vector } IN_8_1_V_ce0 { O 1 bit } IN_8_1_V_q0 { I 14 vector } IN_8_1_V_address1 { O 7 vector } IN_8_1_V_ce1 { O 1 bit } IN_8_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 390 \
    name IN_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_9_0_V \
    op interface \
    ports { IN_9_0_V_address0 { O 7 vector } IN_9_0_V_ce0 { O 1 bit } IN_9_0_V_q0 { I 14 vector } IN_9_0_V_address1 { O 7 vector } IN_9_0_V_ce1 { O 1 bit } IN_9_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 391 \
    name IN_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_9_1_V \
    op interface \
    ports { IN_9_1_V_address0 { O 7 vector } IN_9_1_V_ce0 { O 1 bit } IN_9_1_V_q0 { I 14 vector } IN_9_1_V_address1 { O 7 vector } IN_9_1_V_ce1 { O 1 bit } IN_9_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 392 \
    name IN_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_10_0_V \
    op interface \
    ports { IN_10_0_V_address0 { O 7 vector } IN_10_0_V_ce0 { O 1 bit } IN_10_0_V_q0 { I 14 vector } IN_10_0_V_address1 { O 7 vector } IN_10_0_V_ce1 { O 1 bit } IN_10_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 393 \
    name IN_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_10_1_V \
    op interface \
    ports { IN_10_1_V_address0 { O 7 vector } IN_10_1_V_ce0 { O 1 bit } IN_10_1_V_q0 { I 14 vector } IN_10_1_V_address1 { O 7 vector } IN_10_1_V_ce1 { O 1 bit } IN_10_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 394 \
    name IN_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_11_0_V \
    op interface \
    ports { IN_11_0_V_address0 { O 7 vector } IN_11_0_V_ce0 { O 1 bit } IN_11_0_V_q0 { I 14 vector } IN_11_0_V_address1 { O 7 vector } IN_11_0_V_ce1 { O 1 bit } IN_11_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 395 \
    name IN_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_11_1_V \
    op interface \
    ports { IN_11_1_V_address0 { O 7 vector } IN_11_1_V_ce0 { O 1 bit } IN_11_1_V_q0 { I 14 vector } IN_11_1_V_address1 { O 7 vector } IN_11_1_V_ce1 { O 1 bit } IN_11_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 396 \
    name IN_12_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_12_0_V \
    op interface \
    ports { IN_12_0_V_address0 { O 7 vector } IN_12_0_V_ce0 { O 1 bit } IN_12_0_V_q0 { I 14 vector } IN_12_0_V_address1 { O 7 vector } IN_12_0_V_ce1 { O 1 bit } IN_12_0_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_12_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 397 \
    name IN_12_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename IN_12_1_V \
    op interface \
    ports { IN_12_1_V_address0 { O 7 vector } IN_12_1_V_ce0 { O 1 bit } IN_12_1_V_q0 { I 14 vector } IN_12_1_V_address1 { O 7 vector } IN_12_1_V_ce1 { O 1 bit } IN_12_1_V_q1 { I 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'IN_12_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 398 \
    name OUT1_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_0_1_V \
    op interface \
    ports { OUT1_0_1_V_address0 { O 6 vector } OUT1_0_1_V_ce0 { O 1 bit } OUT1_0_1_V_we0 { O 1 bit } OUT1_0_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 399 \
    name OUT1_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_0_3_V \
    op interface \
    ports { OUT1_0_3_V_address0 { O 6 vector } OUT1_0_3_V_ce0 { O 1 bit } OUT1_0_3_V_we0 { O 1 bit } OUT1_0_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 400 \
    name OUT1_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_1_1_V \
    op interface \
    ports { OUT1_1_1_V_address0 { O 6 vector } OUT1_1_1_V_ce0 { O 1 bit } OUT1_1_1_V_we0 { O 1 bit } OUT1_1_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 401 \
    name OUT1_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_1_3_V \
    op interface \
    ports { OUT1_1_3_V_address0 { O 6 vector } OUT1_1_3_V_ce0 { O 1 bit } OUT1_1_3_V_we0 { O 1 bit } OUT1_1_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 402 \
    name OUT1_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_2_1_V \
    op interface \
    ports { OUT1_2_1_V_address0 { O 6 vector } OUT1_2_1_V_ce0 { O 1 bit } OUT1_2_1_V_we0 { O 1 bit } OUT1_2_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 403 \
    name OUT1_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_2_3_V \
    op interface \
    ports { OUT1_2_3_V_address0 { O 6 vector } OUT1_2_3_V_ce0 { O 1 bit } OUT1_2_3_V_we0 { O 1 bit } OUT1_2_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 404 \
    name OUT1_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_3_1_V \
    op interface \
    ports { OUT1_3_1_V_address0 { O 6 vector } OUT1_3_1_V_ce0 { O 1 bit } OUT1_3_1_V_we0 { O 1 bit } OUT1_3_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 405 \
    name OUT1_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_3_3_V \
    op interface \
    ports { OUT1_3_3_V_address0 { O 6 vector } OUT1_3_3_V_ce0 { O 1 bit } OUT1_3_3_V_we0 { O 1 bit } OUT1_3_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_3_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 406 \
    name OUT1_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_4_1_V \
    op interface \
    ports { OUT1_4_1_V_address0 { O 6 vector } OUT1_4_1_V_ce0 { O 1 bit } OUT1_4_1_V_we0 { O 1 bit } OUT1_4_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 407 \
    name OUT1_4_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_4_3_V \
    op interface \
    ports { OUT1_4_3_V_address0 { O 6 vector } OUT1_4_3_V_ce0 { O 1 bit } OUT1_4_3_V_we0 { O 1 bit } OUT1_4_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_4_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 408 \
    name OUT1_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_5_1_V \
    op interface \
    ports { OUT1_5_1_V_address0 { O 6 vector } OUT1_5_1_V_ce0 { O 1 bit } OUT1_5_1_V_we0 { O 1 bit } OUT1_5_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 409 \
    name OUT1_5_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_5_3_V \
    op interface \
    ports { OUT1_5_3_V_address0 { O 6 vector } OUT1_5_3_V_ce0 { O 1 bit } OUT1_5_3_V_we0 { O 1 bit } OUT1_5_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_5_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 410 \
    name OUT1_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_6_1_V \
    op interface \
    ports { OUT1_6_1_V_address0 { O 6 vector } OUT1_6_1_V_ce0 { O 1 bit } OUT1_6_1_V_we0 { O 1 bit } OUT1_6_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 411 \
    name OUT1_6_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_6_3_V \
    op interface \
    ports { OUT1_6_3_V_address0 { O 6 vector } OUT1_6_3_V_ce0 { O 1 bit } OUT1_6_3_V_we0 { O 1 bit } OUT1_6_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_6_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 412 \
    name OUT1_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_7_1_V \
    op interface \
    ports { OUT1_7_1_V_address0 { O 6 vector } OUT1_7_1_V_ce0 { O 1 bit } OUT1_7_1_V_we0 { O 1 bit } OUT1_7_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 413 \
    name OUT1_7_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_7_3_V \
    op interface \
    ports { OUT1_7_3_V_address0 { O 6 vector } OUT1_7_3_V_ce0 { O 1 bit } OUT1_7_3_V_we0 { O 1 bit } OUT1_7_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_7_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 414 \
    name OUT1_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_8_1_V \
    op interface \
    ports { OUT1_8_1_V_address0 { O 6 vector } OUT1_8_1_V_ce0 { O 1 bit } OUT1_8_1_V_we0 { O 1 bit } OUT1_8_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 415 \
    name OUT1_8_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_8_3_V \
    op interface \
    ports { OUT1_8_3_V_address0 { O 6 vector } OUT1_8_3_V_ce0 { O 1 bit } OUT1_8_3_V_we0 { O 1 bit } OUT1_8_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_8_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 416 \
    name OUT1_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_9_1_V \
    op interface \
    ports { OUT1_9_1_V_address0 { O 6 vector } OUT1_9_1_V_ce0 { O 1 bit } OUT1_9_1_V_we0 { O 1 bit } OUT1_9_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 417 \
    name OUT1_9_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_9_3_V \
    op interface \
    ports { OUT1_9_3_V_address0 { O 6 vector } OUT1_9_3_V_ce0 { O 1 bit } OUT1_9_3_V_we0 { O 1 bit } OUT1_9_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_9_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 418 \
    name OUT1_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_10_1_V \
    op interface \
    ports { OUT1_10_1_V_address0 { O 6 vector } OUT1_10_1_V_ce0 { O 1 bit } OUT1_10_1_V_we0 { O 1 bit } OUT1_10_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 419 \
    name OUT1_10_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_10_3_V \
    op interface \
    ports { OUT1_10_3_V_address0 { O 6 vector } OUT1_10_3_V_ce0 { O 1 bit } OUT1_10_3_V_we0 { O 1 bit } OUT1_10_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_10_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 420 \
    name OUT1_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_11_1_V \
    op interface \
    ports { OUT1_11_1_V_address0 { O 6 vector } OUT1_11_1_V_ce0 { O 1 bit } OUT1_11_1_V_we0 { O 1 bit } OUT1_11_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 421 \
    name OUT1_11_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_11_3_V \
    op interface \
    ports { OUT1_11_3_V_address0 { O 6 vector } OUT1_11_3_V_ce0 { O 1 bit } OUT1_11_3_V_we0 { O 1 bit } OUT1_11_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_11_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 422 \
    name OUT1_12_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_12_1_V \
    op interface \
    ports { OUT1_12_1_V_address0 { O 6 vector } OUT1_12_1_V_ce0 { O 1 bit } OUT1_12_1_V_we0 { O 1 bit } OUT1_12_1_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_12_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 423 \
    name OUT1_12_3_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT1_12_3_V \
    op interface \
    ports { OUT1_12_3_V_address0 { O 6 vector } OUT1_12_3_V_ce0 { O 1 bit } OUT1_12_3_V_we0 { O 1 bit } OUT1_12_3_V_d0 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT1_12_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 424 \
    name OUT2_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_0_0_V \
    op interface \
    ports { OUT2_0_0_V_address0 { O 7 vector } OUT2_0_0_V_ce0 { O 1 bit } OUT2_0_0_V_we0 { O 1 bit } OUT2_0_0_V_d0 { O 14 vector } OUT2_0_0_V_address1 { O 7 vector } OUT2_0_0_V_ce1 { O 1 bit } OUT2_0_0_V_we1 { O 1 bit } OUT2_0_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 425 \
    name OUT2_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_0_1_V \
    op interface \
    ports { OUT2_0_1_V_address0 { O 7 vector } OUT2_0_1_V_ce0 { O 1 bit } OUT2_0_1_V_we0 { O 1 bit } OUT2_0_1_V_d0 { O 14 vector } OUT2_0_1_V_address1 { O 7 vector } OUT2_0_1_V_ce1 { O 1 bit } OUT2_0_1_V_we1 { O 1 bit } OUT2_0_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 426 \
    name OUT2_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_1_0_V \
    op interface \
    ports { OUT2_1_0_V_address0 { O 7 vector } OUT2_1_0_V_ce0 { O 1 bit } OUT2_1_0_V_we0 { O 1 bit } OUT2_1_0_V_d0 { O 14 vector } OUT2_1_0_V_address1 { O 7 vector } OUT2_1_0_V_ce1 { O 1 bit } OUT2_1_0_V_we1 { O 1 bit } OUT2_1_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 427 \
    name OUT2_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_1_1_V \
    op interface \
    ports { OUT2_1_1_V_address0 { O 7 vector } OUT2_1_1_V_ce0 { O 1 bit } OUT2_1_1_V_we0 { O 1 bit } OUT2_1_1_V_d0 { O 14 vector } OUT2_1_1_V_address1 { O 7 vector } OUT2_1_1_V_ce1 { O 1 bit } OUT2_1_1_V_we1 { O 1 bit } OUT2_1_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 428 \
    name OUT2_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_2_0_V \
    op interface \
    ports { OUT2_2_0_V_address0 { O 7 vector } OUT2_2_0_V_ce0 { O 1 bit } OUT2_2_0_V_we0 { O 1 bit } OUT2_2_0_V_d0 { O 14 vector } OUT2_2_0_V_address1 { O 7 vector } OUT2_2_0_V_ce1 { O 1 bit } OUT2_2_0_V_we1 { O 1 bit } OUT2_2_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 429 \
    name OUT2_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_2_1_V \
    op interface \
    ports { OUT2_2_1_V_address0 { O 7 vector } OUT2_2_1_V_ce0 { O 1 bit } OUT2_2_1_V_we0 { O 1 bit } OUT2_2_1_V_d0 { O 14 vector } OUT2_2_1_V_address1 { O 7 vector } OUT2_2_1_V_ce1 { O 1 bit } OUT2_2_1_V_we1 { O 1 bit } OUT2_2_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 430 \
    name OUT2_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_3_0_V \
    op interface \
    ports { OUT2_3_0_V_address0 { O 7 vector } OUT2_3_0_V_ce0 { O 1 bit } OUT2_3_0_V_we0 { O 1 bit } OUT2_3_0_V_d0 { O 14 vector } OUT2_3_0_V_address1 { O 7 vector } OUT2_3_0_V_ce1 { O 1 bit } OUT2_3_0_V_we1 { O 1 bit } OUT2_3_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 431 \
    name OUT2_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_3_1_V \
    op interface \
    ports { OUT2_3_1_V_address0 { O 7 vector } OUT2_3_1_V_ce0 { O 1 bit } OUT2_3_1_V_we0 { O 1 bit } OUT2_3_1_V_d0 { O 14 vector } OUT2_3_1_V_address1 { O 7 vector } OUT2_3_1_V_ce1 { O 1 bit } OUT2_3_1_V_we1 { O 1 bit } OUT2_3_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 432 \
    name OUT2_4_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_4_0_V \
    op interface \
    ports { OUT2_4_0_V_address0 { O 7 vector } OUT2_4_0_V_ce0 { O 1 bit } OUT2_4_0_V_we0 { O 1 bit } OUT2_4_0_V_d0 { O 14 vector } OUT2_4_0_V_address1 { O 7 vector } OUT2_4_0_V_ce1 { O 1 bit } OUT2_4_0_V_we1 { O 1 bit } OUT2_4_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_4_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 433 \
    name OUT2_4_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_4_1_V \
    op interface \
    ports { OUT2_4_1_V_address0 { O 7 vector } OUT2_4_1_V_ce0 { O 1 bit } OUT2_4_1_V_we0 { O 1 bit } OUT2_4_1_V_d0 { O 14 vector } OUT2_4_1_V_address1 { O 7 vector } OUT2_4_1_V_ce1 { O 1 bit } OUT2_4_1_V_we1 { O 1 bit } OUT2_4_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_4_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 434 \
    name OUT2_5_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_5_0_V \
    op interface \
    ports { OUT2_5_0_V_address0 { O 7 vector } OUT2_5_0_V_ce0 { O 1 bit } OUT2_5_0_V_we0 { O 1 bit } OUT2_5_0_V_d0 { O 14 vector } OUT2_5_0_V_address1 { O 7 vector } OUT2_5_0_V_ce1 { O 1 bit } OUT2_5_0_V_we1 { O 1 bit } OUT2_5_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_5_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 435 \
    name OUT2_5_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_5_1_V \
    op interface \
    ports { OUT2_5_1_V_address0 { O 7 vector } OUT2_5_1_V_ce0 { O 1 bit } OUT2_5_1_V_we0 { O 1 bit } OUT2_5_1_V_d0 { O 14 vector } OUT2_5_1_V_address1 { O 7 vector } OUT2_5_1_V_ce1 { O 1 bit } OUT2_5_1_V_we1 { O 1 bit } OUT2_5_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_5_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 436 \
    name OUT2_6_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_6_0_V \
    op interface \
    ports { OUT2_6_0_V_address0 { O 7 vector } OUT2_6_0_V_ce0 { O 1 bit } OUT2_6_0_V_we0 { O 1 bit } OUT2_6_0_V_d0 { O 14 vector } OUT2_6_0_V_address1 { O 7 vector } OUT2_6_0_V_ce1 { O 1 bit } OUT2_6_0_V_we1 { O 1 bit } OUT2_6_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_6_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 437 \
    name OUT2_6_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_6_1_V \
    op interface \
    ports { OUT2_6_1_V_address0 { O 7 vector } OUT2_6_1_V_ce0 { O 1 bit } OUT2_6_1_V_we0 { O 1 bit } OUT2_6_1_V_d0 { O 14 vector } OUT2_6_1_V_address1 { O 7 vector } OUT2_6_1_V_ce1 { O 1 bit } OUT2_6_1_V_we1 { O 1 bit } OUT2_6_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_6_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 438 \
    name OUT2_7_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_7_0_V \
    op interface \
    ports { OUT2_7_0_V_address0 { O 7 vector } OUT2_7_0_V_ce0 { O 1 bit } OUT2_7_0_V_we0 { O 1 bit } OUT2_7_0_V_d0 { O 14 vector } OUT2_7_0_V_address1 { O 7 vector } OUT2_7_0_V_ce1 { O 1 bit } OUT2_7_0_V_we1 { O 1 bit } OUT2_7_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_7_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 439 \
    name OUT2_7_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_7_1_V \
    op interface \
    ports { OUT2_7_1_V_address0 { O 7 vector } OUT2_7_1_V_ce0 { O 1 bit } OUT2_7_1_V_we0 { O 1 bit } OUT2_7_1_V_d0 { O 14 vector } OUT2_7_1_V_address1 { O 7 vector } OUT2_7_1_V_ce1 { O 1 bit } OUT2_7_1_V_we1 { O 1 bit } OUT2_7_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_7_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 440 \
    name OUT2_8_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_8_0_V \
    op interface \
    ports { OUT2_8_0_V_address0 { O 7 vector } OUT2_8_0_V_ce0 { O 1 bit } OUT2_8_0_V_we0 { O 1 bit } OUT2_8_0_V_d0 { O 14 vector } OUT2_8_0_V_address1 { O 7 vector } OUT2_8_0_V_ce1 { O 1 bit } OUT2_8_0_V_we1 { O 1 bit } OUT2_8_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_8_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 441 \
    name OUT2_8_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_8_1_V \
    op interface \
    ports { OUT2_8_1_V_address0 { O 7 vector } OUT2_8_1_V_ce0 { O 1 bit } OUT2_8_1_V_we0 { O 1 bit } OUT2_8_1_V_d0 { O 14 vector } OUT2_8_1_V_address1 { O 7 vector } OUT2_8_1_V_ce1 { O 1 bit } OUT2_8_1_V_we1 { O 1 bit } OUT2_8_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_8_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 442 \
    name OUT2_9_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_9_0_V \
    op interface \
    ports { OUT2_9_0_V_address0 { O 7 vector } OUT2_9_0_V_ce0 { O 1 bit } OUT2_9_0_V_we0 { O 1 bit } OUT2_9_0_V_d0 { O 14 vector } OUT2_9_0_V_address1 { O 7 vector } OUT2_9_0_V_ce1 { O 1 bit } OUT2_9_0_V_we1 { O 1 bit } OUT2_9_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_9_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 443 \
    name OUT2_9_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_9_1_V \
    op interface \
    ports { OUT2_9_1_V_address0 { O 7 vector } OUT2_9_1_V_ce0 { O 1 bit } OUT2_9_1_V_we0 { O 1 bit } OUT2_9_1_V_d0 { O 14 vector } OUT2_9_1_V_address1 { O 7 vector } OUT2_9_1_V_ce1 { O 1 bit } OUT2_9_1_V_we1 { O 1 bit } OUT2_9_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_9_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 444 \
    name OUT2_10_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_10_0_V \
    op interface \
    ports { OUT2_10_0_V_address0 { O 7 vector } OUT2_10_0_V_ce0 { O 1 bit } OUT2_10_0_V_we0 { O 1 bit } OUT2_10_0_V_d0 { O 14 vector } OUT2_10_0_V_address1 { O 7 vector } OUT2_10_0_V_ce1 { O 1 bit } OUT2_10_0_V_we1 { O 1 bit } OUT2_10_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_10_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 445 \
    name OUT2_10_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_10_1_V \
    op interface \
    ports { OUT2_10_1_V_address0 { O 7 vector } OUT2_10_1_V_ce0 { O 1 bit } OUT2_10_1_V_we0 { O 1 bit } OUT2_10_1_V_d0 { O 14 vector } OUT2_10_1_V_address1 { O 7 vector } OUT2_10_1_V_ce1 { O 1 bit } OUT2_10_1_V_we1 { O 1 bit } OUT2_10_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_10_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 446 \
    name OUT2_11_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_11_0_V \
    op interface \
    ports { OUT2_11_0_V_address0 { O 7 vector } OUT2_11_0_V_ce0 { O 1 bit } OUT2_11_0_V_we0 { O 1 bit } OUT2_11_0_V_d0 { O 14 vector } OUT2_11_0_V_address1 { O 7 vector } OUT2_11_0_V_ce1 { O 1 bit } OUT2_11_0_V_we1 { O 1 bit } OUT2_11_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_11_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 447 \
    name OUT2_11_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_11_1_V \
    op interface \
    ports { OUT2_11_1_V_address0 { O 7 vector } OUT2_11_1_V_ce0 { O 1 bit } OUT2_11_1_V_we0 { O 1 bit } OUT2_11_1_V_d0 { O 14 vector } OUT2_11_1_V_address1 { O 7 vector } OUT2_11_1_V_ce1 { O 1 bit } OUT2_11_1_V_we1 { O 1 bit } OUT2_11_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_11_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 448 \
    name OUT2_12_0_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_12_0_V \
    op interface \
    ports { OUT2_12_0_V_address0 { O 7 vector } OUT2_12_0_V_ce0 { O 1 bit } OUT2_12_0_V_we0 { O 1 bit } OUT2_12_0_V_d0 { O 14 vector } OUT2_12_0_V_address1 { O 7 vector } OUT2_12_0_V_ce1 { O 1 bit } OUT2_12_0_V_we1 { O 1 bit } OUT2_12_0_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_12_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 449 \
    name OUT2_12_1_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename OUT2_12_1_V \
    op interface \
    ports { OUT2_12_1_V_address0 { O 7 vector } OUT2_12_1_V_ce0 { O 1 bit } OUT2_12_1_V_we0 { O 1 bit } OUT2_12_1_V_d0 { O 14 vector } OUT2_12_1_V_address1 { O 7 vector } OUT2_12_1_V_ce1 { O 1 bit } OUT2_12_1_V_we1 { O 1 bit } OUT2_12_1_V_d1 { O 14 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'OUT2_12_1_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


