
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.005643                       # Number of seconds simulated
sim_ticks                                  5643026500                       # Number of ticks simulated
final_tick                                 5643026500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 362664                       # Simulator instruction rate (inst/s)
host_op_rate                                   362664                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               97581314                       # Simulator tick rate (ticks/s)
host_mem_usage                                 644760                       # Number of bytes of host memory used
host_seconds                                    57.83                       # Real time elapsed on the host
sim_insts                                    20972488                       # Number of instructions simulated
sim_ops                                      20972488                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   5643026500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        2101696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          65536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2167232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      2101696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2101696                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         4416                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            4416                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           32839                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            1024                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               33863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           69                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 69                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         372441278                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          11613626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             384054904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    372441278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        372441278                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         782559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               782559                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         782559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        372441278                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         11613626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            384837463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       682.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1009.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       999.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005075169750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           40                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           40                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               36633                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                624                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       33863                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      32430                       # Number of write requests accepted
system.mem_ctrls.readBursts                     33863                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    32430                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 128512                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2038720                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   42368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2167232                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2075520                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                  31855                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 31748                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               141                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               259                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               227                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               299                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               215                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               94                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               56                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                72                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                23                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                54                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                44                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               16                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               35                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    5642999000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 33863                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                32430                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     409                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      93                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     41                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          704                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    238.272727                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   152.684733                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   263.944851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          264     37.50%     37.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          242     34.38%     71.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           63      8.95%     80.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           31      4.40%     85.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      3.55%     88.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           18      2.56%     91.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           14      1.99%     93.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           12      1.70%     95.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           35      4.97%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          704                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           40                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      50.100000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     30.595412                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     73.908398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15              7     17.50%     17.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31            17     42.50%     60.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47             4     10.00%     70.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63             4     10.00%     80.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79             3      7.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95             1      2.50%     90.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127            1      2.50%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143            1      2.50%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-239            1      2.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-431            1      2.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            40                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           40                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.550000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.512484                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.175607                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               32     80.00%     80.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     10.00%     90.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      5.00%     95.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      5.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            40                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        64576                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        63936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        42368                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 11443504.651271793991                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 11330090.333617961034                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 7508027.828683773987                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        32839                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         1024                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        32430                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     39494750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     65103000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 151345162750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst      1202.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     63577.15                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4666825.86                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     66947750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               104597750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   10040000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     33340.51                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                52090.51                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        22.77                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         7.51                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    384.05                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    367.80                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.06                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.87                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1444                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     509                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.63                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      85122.09                       # Average gap between requests
system.mem_ctrls.pageHitRate                    72.60                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  3798480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1996170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10931340                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2322900                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         163494240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             51599820                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              8203200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       511176570                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       320158560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        880514400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1954360710                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            346.332010                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           5508030250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     15096000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      69160000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3553390500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    833730250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      50639500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   1121010250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1320900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   675510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 3405780                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1132740                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             23449800                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2004960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        83318610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        42673440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       1277940060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1462965960                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            259.252010                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           5586349500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4146000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5292536000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    111129500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      41037750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    182737250                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   5643026500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 2320664                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1699708                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             68089                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1689385                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1562443                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             92.485905                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  217550                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           32948                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              32699                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              249                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted           57                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                      2618566                       # DTB read hits
system.cpu.dtb.read_misses                         42                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                  2618608                       # DTB read accesses
system.cpu.dtb.write_hits                     1320891                       # DTB write hits
system.cpu.dtb.write_misses                        14                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                 1320905                       # DTB write accesses
system.cpu.dtb.data_hits                      3939457                       # DTB hits
system.cpu.dtb.data_misses                         56                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                  3939513                       # DTB accesses
system.cpu.itb.fetch_hits                     2917308                       # ITB hits
system.cpu.itb.fetch_misses                       374                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                 2917682                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.numSyscalls                    20                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      5643026500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                         11286054                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            3806067                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       24131959                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2320664                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1812692                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6835133                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  145558                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  383                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2350                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2917308                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 23135                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples           10716728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.251803                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.084402                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5938482     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   703808      6.57%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   558123      5.21%     67.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   278350      2.60%     69.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   600675      5.61%     75.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   352789      3.29%     78.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   350641      3.27%     81.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   264516      2.47%     84.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1669344     15.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total             10716728                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.205622                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.138210                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  2980088                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               3768566                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2795544                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1103295                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  69235                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved              1526113                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  3556                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               23229934                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1556                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  69235                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  3444470                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  112455                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         827060                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3433993                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               2829515                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               22875118                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    95                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2745758                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     89                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  33685                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            19061773                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              36609933                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         35362695                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           1232854                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              17825383                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1236390                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              32134                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          15602                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5642962                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              2671091                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1370583                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            266139                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            81399                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   22053778                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               27898                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  21588625                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4213                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1109187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       962990                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           3165                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples      10716728                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.014479                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.527085                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1957189     18.26%     18.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2009342     18.75%     37.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3296504     30.76%     67.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2028063     18.92%     86.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              739524      6.90%     93.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              351815      3.28%     96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              176005      1.64%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              137403      1.28%     99.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               20883      0.19%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        10716728                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    1712      0.91%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   219      0.12%      1.03% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                    33      0.02%      1.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     3      0.00%      1.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                11400      6.06%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%      7.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  98804     52.54%     59.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 58419     31.07%     90.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              7782      4.14%     94.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             9673      5.14%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass               339      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17110444     79.26%     79.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                61245      0.28%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              259184      1.20%     80.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp               22500      0.10%     80.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt               26479      0.12%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult             120290      0.56%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  12      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2439042     11.30%     92.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1256753      5.82%     98.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          212985      0.99%     99.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          79352      0.37%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               21588625                       # Type of FU issued
system.cpu.iq.rate                           1.912859                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      188045                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008710                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           52611863                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          21985204                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     20742559                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             1474373                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1212095                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       701874                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               21026419                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  749912                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           297992                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       238480                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          367                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         6450                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        85514                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         6142                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1075                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  69235                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   99927                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   380                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            22491433                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             48842                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               2671091                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1370583                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              15381                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    102                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   263                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           6450                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          46697                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        19331                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                66028                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              21514063                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               2618608                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             74562                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                        409757                       # number of nop insts executed
system.cpu.iew.exec_refs                      3939513                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  2137027                       # Number of branches executed
system.cpu.iew.exec_stores                    1320905                       # Number of stores executed
system.cpu.iew.exec_rate                     1.906252                       # Inst execution rate
system.cpu.iew.wb_sent                       21461389                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      21444433                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16140244                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25479444                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.900082                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.633461                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1134431                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           24733                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             64848                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples     10547839                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.024764                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.934760                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2244917     21.28%     21.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1411685     13.38%     34.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5217885     49.47%     84.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       244426      2.32%     86.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       490703      4.65%     91.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        61717      0.59%     91.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       181075      1.72%     93.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       145148      1.38%     94.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       550283      5.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total     10547839                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             21356880                       # Number of instructions committed
system.cpu.commit.committedOps               21356880                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        3717680                       # Number of memory references committed
system.cpu.commit.loads                       2432611                       # Number of loads committed
system.cpu.commit.membars                       12356                       # Number of memory barriers committed
system.cpu.commit.branches                    2064599                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                     607069                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  20444405                       # Number of committed integer instructions.
system.cpu.commit.function_calls               202590                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass       384403      1.80%      1.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         16798054     78.65%     80.45% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           61221      0.29%     80.74% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     80.74% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         230876      1.08%     81.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp          21009      0.10%     81.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt          21022      0.10%     82.02% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult        110246      0.52%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             12      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     82.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2292227     10.73%     93.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1213906      5.68%     98.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       152740      0.72%     99.67% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        71164      0.33%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          21356880                       # Class of committed instruction
system.cpu.commit.bw_lim_events                550283                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     32488191                       # The number of ROB reads
system.cpu.rob.rob_writes                    45154670                       # The number of ROB writes
system.cpu.timesIdled                           24307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          569326                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    20972488                       # Number of Instructions Simulated
system.cpu.committedOps                      20972488                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.538136                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.538136                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.858266                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.858266                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 34202104                       # number of integer regfile reads
system.cpu.int_regfile_writes                17634591                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    872877                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   588758                       # number of floating regfile writes
system.cpu.misc_regfile_reads                  228655                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  24716                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   5643026500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           779.963397                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3597639                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1028                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           3499.648833                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            159000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   779.963397                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.761683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.761683                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          846                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          836                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.826172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7198220                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7198220                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   5643026500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      2297935                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2297935                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data      1271171                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1271171                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        15149                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        15149                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        12356                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        12356                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::.cpu.data      3569106                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3569106                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3569106                       # number of overall hits
system.cpu.dcache.overall_hits::total         3569106                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data          440                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           440                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1542                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1542                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::.cpu.data         1982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1982                       # number of overall misses
system.cpu.dcache.overall_misses::total          1982                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     40293000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     40293000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    179854332                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    179854332                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       220500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       220500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    220147332                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    220147332                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    220147332                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    220147332                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2298375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2298375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data      1272713                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1272713                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        15152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        15152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        12356                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        12356                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      3571088                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3571088                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3571088                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3571088                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000191                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000191                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001212                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001212                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000198                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000198                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000555                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000555                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000555                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000555                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        91575                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total        91575                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 116637.050584                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 116637.050584                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        73500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 111073.325933                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 111073.325933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 111073.325933                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 111073.325933                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         9083                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               283                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.095406                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks           69                       # number of writebacks
system.cpu.dcache.writebacks::total                69                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          194                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          194                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          762                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          762                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data          956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          956                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          956                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          956                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          246                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          246                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          780                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          780                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         1026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1026                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1026                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     22692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     22692500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     74754345                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     74754345                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       143000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     97446845                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     97446845                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     97446845                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     97446845                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000613                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000132                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000132                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000287                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000287                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000287                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000287                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 92245.934959                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 92245.934959                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95838.903846                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95838.903846                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        71500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 94977.431774                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 94977.431774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 94977.431774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 94977.431774                       # average overall mshr miss latency
system.cpu.dcache.replacements                    182                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   5643026500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           449.407345                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2914711                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32839                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             88.757605                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   449.407345                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.877749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.877749                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           93                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          384                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           5867453                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          5867453                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   5643026500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      2881872                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2881872                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      2881872                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2881872                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2881872                       # number of overall hits
system.cpu.icache.overall_hits::total         2881872                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst        35435                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         35435                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst        35435                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          35435                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        35435                       # number of overall misses
system.cpu.icache.overall_misses::total         35435                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    869577500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    869577500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    869577500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    869577500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    869577500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    869577500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2917307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2917307                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      2917307                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2917307                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2917307                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2917307                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.012146                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.012146                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.012146                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.012146                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.012146                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.012146                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 24540.073374                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 24540.073374                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 24540.073374                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 24540.073374                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 24540.073374                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 24540.073374                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          485                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        32361                       # number of writebacks
system.cpu.icache.writebacks::total             32361                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         2596                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         2596                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst         2596                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         2596                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         2596                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         2596                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        32839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        32839                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst        32839                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        32839                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        32839                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        32839                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    787437500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    787437500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    787437500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    787437500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    787437500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    787437500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011257                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011257                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011257                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011257                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011257                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 23978.729559                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 23978.729559                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 23978.729559                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 23978.729559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 23978.729559                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 23978.729559                       # average overall mshr miss latency
system.cpu.icache.replacements                  32361                       # number of replacements
system.membus.snoop_filter.tot_requests         66410                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        32544                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   5643026500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              33087                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           69                       # Transaction distribution
system.membus.trans_dist::WritebackClean        32361                       # Transaction distribution
system.membus.trans_dist::CleanEvict              113                       # Transaction distribution
system.membus.trans_dist::ReadExReq               776                       # Transaction distribution
system.membus.trans_dist::ReadExResp              776                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          32839                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           248                       # Transaction distribution
system.membus.trans_dist::InvalidateReq             4                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port        98039                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         2234                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 100273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      4172800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        69952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4242752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             33867                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000030                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005434                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   33866    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       1      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               33867                       # Request fanout histogram
system.membus.reqLayer0.occupancy           200785500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy          164492743                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.respLayer2.occupancy            5414500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
