<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-s3c64xx › include › mach › regs-clock.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>regs-clock.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* arch/arm/plat-s3c64xx/include/plat/regs-clock.h</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright 2008 Openmoko, Inc.</span>
<span class="cm"> * Copyright 2008 Simtec Electronics</span>
<span class="cm"> *	Ben Dooks &lt;ben@simtec.co.uk&gt;</span>
<span class="cm"> *	http://armlinux.simtec.co.uk/</span>
<span class="cm"> *</span>
<span class="cm"> * S3C64XX clock register definitions</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm">*/</span>

<span class="cp">#ifndef __PLAT_REGS_CLOCK_H</span>
<span class="cp">#define __PLAT_REGS_CLOCK_H __FILE__</span>

<span class="cp">#define S3C_CLKREG(x)		(S3C_VA_SYS + (x))</span>

<span class="cp">#define S3C_APLL_LOCK		S3C_CLKREG(0x00)</span>
<span class="cp">#define S3C_MPLL_LOCK		S3C_CLKREG(0x04)</span>
<span class="cp">#define S3C_EPLL_LOCK		S3C_CLKREG(0x08)</span>
<span class="cp">#define S3C_APLL_CON		S3C_CLKREG(0x0C)</span>
<span class="cp">#define S3C_MPLL_CON		S3C_CLKREG(0x10)</span>
<span class="cp">#define S3C_EPLL_CON0		S3C_CLKREG(0x14)</span>
<span class="cp">#define S3C_EPLL_CON1		S3C_CLKREG(0x18)</span>
<span class="cp">#define S3C_CLK_SRC		S3C_CLKREG(0x1C)</span>
<span class="cp">#define S3C_CLK_DIV0		S3C_CLKREG(0x20)</span>
<span class="cp">#define S3C_CLK_DIV1		S3C_CLKREG(0x24)</span>
<span class="cp">#define S3C_CLK_DIV2		S3C_CLKREG(0x28)</span>
<span class="cp">#define S3C_CLK_OUT		S3C_CLKREG(0x2C)</span>
<span class="cp">#define S3C_HCLK_GATE		S3C_CLKREG(0x30)</span>
<span class="cp">#define S3C_PCLK_GATE		S3C_CLKREG(0x34)</span>
<span class="cp">#define S3C_SCLK_GATE		S3C_CLKREG(0x38)</span>
<span class="cp">#define S3C_MEM0_GATE		S3C_CLKREG(0x3C)</span>
<span class="cp">#define S3C6410_CLK_SRC2	S3C_CLKREG(0x10C)</span>
<span class="cp">#define S3C_MEM_SYS_CFG		S3C_CLKREG(0x120)</span>

<span class="cm">/* CLKDIV0 */</span>
<span class="cp">#define S3C6400_CLKDIV0_PCLK_MASK	(0xf &lt;&lt; 12)</span>
<span class="cp">#define S3C6400_CLKDIV0_PCLK_SHIFT	(12)</span>
<span class="cp">#define S3C6400_CLKDIV0_HCLK2_MASK	(0x7 &lt;&lt; 9)</span>
<span class="cp">#define S3C6400_CLKDIV0_HCLK2_SHIFT	(9)</span>
<span class="cp">#define S3C6400_CLKDIV0_HCLK_MASK	(0x1 &lt;&lt; 8)</span>
<span class="cp">#define S3C6400_CLKDIV0_HCLK_SHIFT	(8)</span>
<span class="cp">#define S3C6400_CLKDIV0_MPLL_MASK	(0x1 &lt;&lt; 4)</span>
<span class="cp">#define S3C6400_CLKDIV0_MPLL_SHIFT	(4)</span>

<span class="cp">#define S3C6400_CLKDIV0_ARM_MASK	(0x7 &lt;&lt; 0)</span>
<span class="cp">#define S3C6410_CLKDIV0_ARM_MASK	(0xf &lt;&lt; 0)</span>
<span class="cp">#define S3C6400_CLKDIV0_ARM_SHIFT	(0)</span>

<span class="cm">/* HCLK GATE Registers */</span>
<span class="cp">#define S3C_CLKCON_HCLK_3DSE	(1&lt;&lt;31)</span>
<span class="cp">#define S3C_CLKCON_HCLK_UHOST	(1&lt;&lt;29)</span>
<span class="cp">#define S3C_CLKCON_HCLK_SECUR	(1&lt;&lt;28)</span>
<span class="cp">#define S3C_CLKCON_HCLK_SDMA1	(1&lt;&lt;27)</span>
<span class="cp">#define S3C_CLKCON_HCLK_SDMA0	(1&lt;&lt;26)</span>
<span class="cp">#define S3C_CLKCON_HCLK_IROM	(1&lt;&lt;25)</span>
<span class="cp">#define S3C_CLKCON_HCLK_DDR1	(1&lt;&lt;24)</span>
<span class="cp">#define S3C_CLKCON_HCLK_DDR0	(1&lt;&lt;23)</span>
<span class="cp">#define S3C_CLKCON_HCLK_MEM1	(1&lt;&lt;22)</span>
<span class="cp">#define S3C_CLKCON_HCLK_MEM0	(1&lt;&lt;21)</span>
<span class="cp">#define S3C_CLKCON_HCLK_USB	(1&lt;&lt;20)</span>
<span class="cp">#define S3C_CLKCON_HCLK_HSMMC2	(1&lt;&lt;19)</span>
<span class="cp">#define S3C_CLKCON_HCLK_HSMMC1	(1&lt;&lt;18)</span>
<span class="cp">#define S3C_CLKCON_HCLK_HSMMC0	(1&lt;&lt;17)</span>
<span class="cp">#define S3C_CLKCON_HCLK_MDP	(1&lt;&lt;16)</span>
<span class="cp">#define S3C_CLKCON_HCLK_DHOST	(1&lt;&lt;15)</span>
<span class="cp">#define S3C_CLKCON_HCLK_IHOST	(1&lt;&lt;14)</span>
<span class="cp">#define S3C_CLKCON_HCLK_DMA1	(1&lt;&lt;13)</span>
<span class="cp">#define S3C_CLKCON_HCLK_DMA0	(1&lt;&lt;12)</span>
<span class="cp">#define S3C_CLKCON_HCLK_JPEG	(1&lt;&lt;11)</span>
<span class="cp">#define S3C_CLKCON_HCLK_CAMIF	(1&lt;&lt;10)</span>
<span class="cp">#define S3C_CLKCON_HCLK_SCALER	(1&lt;&lt;9)</span>
<span class="cp">#define S3C_CLKCON_HCLK_2D	(1&lt;&lt;8)</span>
<span class="cp">#define S3C_CLKCON_HCLK_TV	(1&lt;&lt;7)</span>
<span class="cp">#define S3C_CLKCON_HCLK_POST0	(1&lt;&lt;5)</span>
<span class="cp">#define S3C_CLKCON_HCLK_ROT	(1&lt;&lt;4)</span>
<span class="cp">#define S3C_CLKCON_HCLK_LCD	(1&lt;&lt;3)</span>
<span class="cp">#define S3C_CLKCON_HCLK_TZIC	(1&lt;&lt;2)</span>
<span class="cp">#define S3C_CLKCON_HCLK_INTC	(1&lt;&lt;1)</span>
<span class="cp">#define S3C_CLKCON_HCLK_MFC	(1&lt;&lt;0)</span>

<span class="cm">/* PCLK GATE Registers */</span>
<span class="cp">#define S3C6410_CLKCON_PCLK_I2C1	(1&lt;&lt;27)</span>
<span class="cp">#define S3C6410_CLKCON_PCLK_IIS2	(1&lt;&lt;26)</span>
<span class="cp">#define S3C_CLKCON_PCLK_SKEY		(1&lt;&lt;24)</span>
<span class="cp">#define S3C_CLKCON_PCLK_CHIPID		(1&lt;&lt;23)</span>
<span class="cp">#define S3C_CLKCON_PCLK_SPI1		(1&lt;&lt;22)</span>
<span class="cp">#define S3C_CLKCON_PCLK_SPI0		(1&lt;&lt;21)</span>
<span class="cp">#define S3C_CLKCON_PCLK_HSIRX		(1&lt;&lt;20)</span>
<span class="cp">#define S3C_CLKCON_PCLK_HSITX		(1&lt;&lt;19)</span>
<span class="cp">#define S3C_CLKCON_PCLK_GPIO		(1&lt;&lt;18)</span>
<span class="cp">#define S3C_CLKCON_PCLK_IIC		(1&lt;&lt;17)</span>
<span class="cp">#define S3C_CLKCON_PCLK_IIS1		(1&lt;&lt;16)</span>
<span class="cp">#define S3C_CLKCON_PCLK_IIS0		(1&lt;&lt;15)</span>
<span class="cp">#define S3C_CLKCON_PCLK_AC97		(1&lt;&lt;14)</span>
<span class="cp">#define S3C_CLKCON_PCLK_TZPC		(1&lt;&lt;13)</span>
<span class="cp">#define S3C_CLKCON_PCLK_TSADC		(1&lt;&lt;12)</span>
<span class="cp">#define S3C_CLKCON_PCLK_KEYPAD		(1&lt;&lt;11)</span>
<span class="cp">#define S3C_CLKCON_PCLK_IRDA		(1&lt;&lt;10)</span>
<span class="cp">#define S3C_CLKCON_PCLK_PCM1		(1&lt;&lt;9)</span>
<span class="cp">#define S3C_CLKCON_PCLK_PCM0		(1&lt;&lt;8)</span>
<span class="cp">#define S3C_CLKCON_PCLK_PWM		(1&lt;&lt;7)</span>
<span class="cp">#define S3C_CLKCON_PCLK_RTC		(1&lt;&lt;6)</span>
<span class="cp">#define S3C_CLKCON_PCLK_WDT		(1&lt;&lt;5)</span>
<span class="cp">#define S3C_CLKCON_PCLK_UART3		(1&lt;&lt;4)</span>
<span class="cp">#define S3C_CLKCON_PCLK_UART2		(1&lt;&lt;3)</span>
<span class="cp">#define S3C_CLKCON_PCLK_UART1		(1&lt;&lt;2)</span>
<span class="cp">#define S3C_CLKCON_PCLK_UART0		(1&lt;&lt;1)</span>
<span class="cp">#define S3C_CLKCON_PCLK_MFC		(1&lt;&lt;0)</span>

<span class="cm">/* SCLK GATE Registers */</span>
<span class="cp">#define S3C_CLKCON_SCLK_UHOST		(1&lt;&lt;30)</span>
<span class="cp">#define S3C_CLKCON_SCLK_MMC2_48		(1&lt;&lt;29)</span>
<span class="cp">#define S3C_CLKCON_SCLK_MMC1_48		(1&lt;&lt;28)</span>
<span class="cp">#define S3C_CLKCON_SCLK_MMC0_48		(1&lt;&lt;27)</span>
<span class="cp">#define S3C_CLKCON_SCLK_MMC2		(1&lt;&lt;26)</span>
<span class="cp">#define S3C_CLKCON_SCLK_MMC1		(1&lt;&lt;25)</span>
<span class="cp">#define S3C_CLKCON_SCLK_MMC0		(1&lt;&lt;24)</span>
<span class="cp">#define S3C_CLKCON_SCLK_SPI1_48 	(1&lt;&lt;23)</span>
<span class="cp">#define S3C_CLKCON_SCLK_SPI0_48 	(1&lt;&lt;22)</span>
<span class="cp">#define S3C_CLKCON_SCLK_SPI1		(1&lt;&lt;21)</span>
<span class="cp">#define S3C_CLKCON_SCLK_SPI0		(1&lt;&lt;20)</span>
<span class="cp">#define S3C_CLKCON_SCLK_DAC27		(1&lt;&lt;19)</span>
<span class="cp">#define S3C_CLKCON_SCLK_TV27		(1&lt;&lt;18)</span>
<span class="cp">#define S3C_CLKCON_SCLK_SCALER27	(1&lt;&lt;17)</span>
<span class="cp">#define S3C_CLKCON_SCLK_SCALER		(1&lt;&lt;16)</span>
<span class="cp">#define S3C_CLKCON_SCLK_LCD27		(1&lt;&lt;15)</span>
<span class="cp">#define S3C_CLKCON_SCLK_LCD		(1&lt;&lt;14)</span>
<span class="cp">#define S3C6400_CLKCON_SCLK_POST1_27	(1&lt;&lt;13)</span>
<span class="cp">#define S3C6410_CLKCON_FIMC		(1&lt;&lt;13)</span>
<span class="cp">#define S3C_CLKCON_SCLK_POST0_27	(1&lt;&lt;12)</span>
<span class="cp">#define S3C6400_CLKCON_SCLK_POST1	(1&lt;&lt;11)</span>
<span class="cp">#define S3C6410_CLKCON_SCLK_AUDIO2	(1&lt;&lt;11)</span>
<span class="cp">#define S3C_CLKCON_SCLK_POST0		(1&lt;&lt;10)</span>
<span class="cp">#define S3C_CLKCON_SCLK_AUDIO1		(1&lt;&lt;9)</span>
<span class="cp">#define S3C_CLKCON_SCLK_AUDIO0		(1&lt;&lt;8)</span>
<span class="cp">#define S3C_CLKCON_SCLK_SECUR		(1&lt;&lt;7)</span>
<span class="cp">#define S3C_CLKCON_SCLK_IRDA		(1&lt;&lt;6)</span>
<span class="cp">#define S3C_CLKCON_SCLK_UART		(1&lt;&lt;5)</span>
<span class="cp">#define S3C_CLKCON_SCLK_ONENAND 	(1&lt;&lt;4)</span>
<span class="cp">#define S3C_CLKCON_SCLK_MFC		(1&lt;&lt;3)</span>
<span class="cp">#define S3C_CLKCON_SCLK_CAM		(1&lt;&lt;2)</span>
<span class="cp">#define S3C_CLKCON_SCLK_JPEG		(1&lt;&lt;1)</span>

<span class="cm">/* CLKSRC */</span>

<span class="cp">#define S3C6400_CLKSRC_APLL_MOUT	(1 &lt;&lt; 0)</span>
<span class="cp">#define S3C6400_CLKSRC_MPLL_MOUT	(1 &lt;&lt; 1)</span>
<span class="cp">#define S3C6400_CLKSRC_EPLL_MOUT	(1 &lt;&lt; 2)</span>
<span class="cp">#define S3C6400_CLKSRC_APLL_MOUT_SHIFT	(0)</span>
<span class="cp">#define S3C6400_CLKSRC_MPLL_MOUT_SHIFT	(1)</span>
<span class="cp">#define S3C6400_CLKSRC_EPLL_MOUT_SHIFT	(2)</span>
<span class="cp">#define S3C6400_CLKSRC_MFC		(1 &lt;&lt; 4)</span>

<span class="cm">/* MEM_SYS_CFG */</span>
<span class="cp">#define MEM_SYS_CFG_INDEP_CF		0x4000</span>
<span class="cp">#define MEM_SYS_CFG_EBI_FIX_PRI_CFCON	0x30</span>

<span class="cp">#endif </span><span class="cm">/* _PLAT_REGS_CLOCK_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
