* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Feb 6 2024 12:42:10

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : counter_RNI6R5DZ0Z_0
T_5_7_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g1_1
T_5_6_wire_logic_cluster/lc_1/in_3

End 

Net : counterZ0Z_0
T_5_6_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g0_6
T_5_7_wire_logic_cluster/lc_1/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g2_6
T_4_6_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g1_6
T_4_7_wire_logic_cluster/lc_0/in_1

T_5_6_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g3_6
T_5_6_wire_logic_cluster/lc_6/in_3

End 

Net : N_13
T_5_5_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_46
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_0/cen

T_5_5_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_46
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_0/cen

T_5_5_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_46
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_0/cen

T_5_5_wire_logic_cluster/lc_7/out
T_5_4_sp4_v_t_46
T_5_6_lc_trk_g3_3
T_5_6_wire_logic_cluster/lc_0/cen

T_5_5_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_43
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_1/cen

T_5_5_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_43
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_1/cen

T_5_5_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_43
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_1/cen

T_5_5_wire_logic_cluster/lc_7/out
T_5_3_sp4_v_t_43
T_4_6_lc_trk_g3_3
T_4_6_wire_logic_cluster/lc_1/cen

End 

Net : state_ns_i_0_123_1
T_5_6_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_7/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_4/in_0

T_5_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_7_lc_trk_g1_1
T_5_7_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g1_1
T_6_6_wire_logic_cluster/lc_5/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_3/in_3

T_5_6_wire_logic_cluster/lc_1/out
T_5_5_lc_trk_g1_1
T_5_5_wire_logic_cluster/lc_5/in_3

End 

Net : counterZ0Z_1
T_4_6_wire_logic_cluster/lc_6/out
T_5_7_lc_trk_g3_6
T_5_7_wire_logic_cluster/lc_1/in_0

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_5/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_7_lc_trk_g0_6
T_4_7_wire_logic_cluster/lc_1/in_1

T_4_6_wire_logic_cluster/lc_6/out
T_4_6_lc_trk_g0_6
T_4_6_wire_logic_cluster/lc_6/in_0

End 

Net : counterZ0Z_2
T_4_6_wire_logic_cluster/lc_2/out
T_5_7_lc_trk_g3_2
T_5_7_input_2_1
T_5_7_wire_logic_cluster/lc_1/in_2

T_4_6_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g3_2
T_4_6_wire_logic_cluster/lc_5/in_0

T_4_6_wire_logic_cluster/lc_2/out
T_4_7_lc_trk_g1_2
T_4_7_wire_logic_cluster/lc_2/in_1

End 

Net : counterZ0Z_3
T_4_6_wire_logic_cluster/lc_3/out
T_5_7_lc_trk_g3_3
T_5_7_wire_logic_cluster/lc_1/in_3

T_4_6_wire_logic_cluster/lc_3/out
T_4_7_lc_trk_g1_3
T_4_7_wire_logic_cluster/lc_3/in_1

T_4_6_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g1_3
T_4_6_wire_logic_cluster/lc_1/in_3

End 

Net : state_fastZ0Z_7
T_6_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_1
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_7/in_0

T_6_6_wire_logic_cluster/lc_2/out
T_4_6_sp4_h_l_1
T_4_6_lc_trk_g1_4
T_4_6_wire_logic_cluster/lc_0/in_1

T_6_6_wire_logic_cluster/lc_2/out
T_6_6_lc_trk_g3_2
T_6_6_wire_logic_cluster/lc_2/in_3

End 

Net : g0_1
T_4_6_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g3_7
T_5_5_wire_logic_cluster/lc_7/in_1

End 

Net : stateZ0Z_6
T_6_6_wire_logic_cluster/lc_0/out
T_5_6_sp4_h_l_8
T_4_6_lc_trk_g0_0
T_4_6_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_6_5_lc_trk_g1_0
T_6_5_wire_logic_cluster/lc_6/in_3

T_6_6_wire_logic_cluster/lc_0/out
T_5_7_lc_trk_g0_0
T_5_7_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_5_5_lc_trk_g2_0
T_5_5_wire_logic_cluster/lc_5/in_1

T_6_6_wire_logic_cluster/lc_0/out
T_6_6_lc_trk_g1_0
T_6_6_wire_logic_cluster/lc_0/in_3

End 

Net : state7_i_a2_4_cascade_
T_5_6_wire_logic_cluster/lc_0/ltout
T_5_6_wire_logic_cluster/lc_1/in_2

End 

Net : counterZ0Z_4
T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_0/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g1_4
T_4_7_wire_logic_cluster/lc_4/in_1

T_5_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g3_4
T_5_6_wire_logic_cluster/lc_4/in_3

End 

Net : counterZ0Z_5
T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_0/in_0

T_5_6_wire_logic_cluster/lc_5/out
T_4_7_lc_trk_g1_5
T_4_7_wire_logic_cluster/lc_5/in_1

T_5_6_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g1_5
T_5_6_wire_logic_cluster/lc_5/in_1

End 

Net : counterZ0Z_6
T_5_6_wire_logic_cluster/lc_7/out
T_5_6_lc_trk_g1_7
T_5_6_input_2_0
T_5_6_wire_logic_cluster/lc_0/in_2

T_5_6_wire_logic_cluster/lc_7/out
T_4_7_lc_trk_g0_7
T_4_7_wire_logic_cluster/lc_6/in_1

End 

Net : counterZ0Z_7
T_4_6_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g1_4
T_5_6_wire_logic_cluster/lc_0/in_3

T_4_6_wire_logic_cluster/lc_4/out
T_4_7_lc_trk_g0_4
T_4_7_wire_logic_cluster/lc_7/in_1

End 

Net : stateZ0Z_4
T_5_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_7/in_1

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_4/in_3

T_5_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g1_3
T_6_5_wire_logic_cluster/lc_5/in_1

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g0_3
T_5_5_wire_logic_cluster/lc_2/in_3

T_5_5_wire_logic_cluster/lc_3/out
T_5_5_lc_trk_g1_3
T_5_5_wire_logic_cluster/lc_3/in_1

T_5_5_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g2_3
T_6_6_wire_logic_cluster/lc_4/in_3

End 

Net : g0_1_0
T_6_5_wire_logic_cluster/lc_7/out
T_5_5_lc_trk_g2_7
T_5_5_wire_logic_cluster/lc_7/in_0

End 

Net : stateZ0Z_3
T_6_6_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_7/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g3_5
T_5_5_wire_logic_cluster/lc_4/in_0

T_6_6_wire_logic_cluster/lc_5/out
T_5_6_sp4_h_l_2
T_5_6_lc_trk_g0_7
T_5_6_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_6_5_lc_trk_g1_5
T_6_5_wire_logic_cluster/lc_5/in_3

T_6_6_wire_logic_cluster/lc_5/out
T_6_7_lc_trk_g1_5
T_6_7_wire_logic_cluster/lc_1/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_5/out
T_6_6_lc_trk_g3_5
T_6_6_wire_logic_cluster/lc_5/in_1

End 

Net : state_ns_i_0_123_1_cascade_
T_5_6_wire_logic_cluster/lc_1/ltout
T_5_6_wire_logic_cluster/lc_2/in_2

End 

Net : state_RNOZ0Z_0
T_5_6_wire_logic_cluster/lc_2/out
T_4_5_lc_trk_g2_2
T_4_5_wire_logic_cluster/lc_4/cen

End 

Net : N_15
T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_4/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g0_1
T_5_6_wire_logic_cluster/lc_7/in_0

T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g0_1
T_5_6_wire_logic_cluster/lc_6/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g0_1
T_5_6_wire_logic_cluster/lc_4/in_1

T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_input_2_6
T_4_6_wire_logic_cluster/lc_6/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g0_1
T_5_6_input_2_5
T_5_6_wire_logic_cluster/lc_5/in_2

T_4_6_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g3_1
T_4_6_wire_logic_cluster/lc_3/in_3

End 

Net : un1_state_0_sqmuxa_1_i_0_i_1_0
T_4_6_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g2_5
T_4_6_wire_logic_cluster/lc_1/in_0

End 

Net : counter_s_7
T_4_7_wire_logic_cluster/lc_7/out
T_4_6_lc_trk_g0_7
T_4_6_wire_logic_cluster/lc_4/in_3

End 

Net : counter_cry_6
T_4_7_wire_logic_cluster/lc_6/cout
T_4_7_wire_logic_cluster/lc_7/in_3

End 

Net : state_ns_i_0_a3_0_7
T_5_5_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g0_4
T_5_6_wire_logic_cluster/lc_2/in_0

End 

Net : state7_i_a2_4
T_5_6_wire_logic_cluster/lc_0/out
T_4_6_lc_trk_g2_0
T_4_6_wire_logic_cluster/lc_1/in_1

End 

Net : counter_s_6
T_4_7_wire_logic_cluster/lc_6/out
T_5_6_lc_trk_g2_6
T_5_6_wire_logic_cluster/lc_7/in_3

End 

Net : counter_cry_5
T_4_7_wire_logic_cluster/lc_5/cout
T_4_7_wire_logic_cluster/lc_6/in_3

Net : counter_cry_3_THRU_CO
T_4_7_wire_logic_cluster/lc_4/out
T_5_6_lc_trk_g2_4
T_5_6_wire_logic_cluster/lc_4/in_0

End 

Net : counter_cry_3
T_4_7_wire_logic_cluster/lc_3/cout
T_4_7_wire_logic_cluster/lc_4/in_3

Net : counter_cry_4_THRU_CO
T_4_7_wire_logic_cluster/lc_5/out
T_5_6_lc_trk_g3_5
T_5_6_wire_logic_cluster/lc_5/in_3

End 

Net : counter_cry_4
T_4_7_wire_logic_cluster/lc_4/cout
T_4_7_wire_logic_cluster/lc_5/in_3

Net : N_31_cascade_
T_4_6_wire_logic_cluster/lc_0/ltout
T_4_6_wire_logic_cluster/lc_1/in_2

End 

Net : counter_s_3
T_4_7_wire_logic_cluster/lc_3/out
T_4_6_lc_trk_g0_3
T_4_6_wire_logic_cluster/lc_3/in_0

End 

Net : counter_cry_2
T_4_7_wire_logic_cluster/lc_2/cout
T_4_7_wire_logic_cluster/lc_3/in_3

Net : g1_cascade_
T_5_5_wire_logic_cluster/lc_6/ltout
T_5_5_wire_logic_cluster/lc_7/in_2

End 

Net : stateZ0Z_5
T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_6/in_3

T_5_5_wire_logic_cluster/lc_5/out
T_6_4_sp4_v_t_43
T_6_7_lc_trk_g1_3
T_6_7_wire_logic_cluster/lc_1/in_3

T_5_5_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_0/in_3

T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_3/in_0

T_5_5_wire_logic_cluster/lc_5/out
T_5_5_lc_trk_g2_5
T_5_5_wire_logic_cluster/lc_5/in_0

T_5_5_wire_logic_cluster/lc_5/out
T_4_6_lc_trk_g0_5
T_4_6_wire_logic_cluster/lc_2/in_3

End 

Net : counter_s_2
T_4_7_wire_logic_cluster/lc_2/out
T_4_6_lc_trk_g1_2
T_4_6_wire_logic_cluster/lc_2/in_1

End 

Net : counter_cry_1
T_4_7_wire_logic_cluster/lc_1/cout
T_4_7_wire_logic_cluster/lc_2/in_3

Net : counter_cry_0_THRU_CO
T_4_7_wire_logic_cluster/lc_1/out
T_4_6_lc_trk_g0_1
T_4_6_wire_logic_cluster/lc_6/in_1

End 

Net : counter_cry_0
T_4_7_wire_logic_cluster/lc_0/cout
T_4_7_wire_logic_cluster/lc_1/in_3

Net : N_15_cascade_
T_4_6_wire_logic_cluster/lc_1/ltout
T_4_6_wire_logic_cluster/lc_2/in_2

End 

Net : N_45
T_6_7_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g0_1
T_6_6_wire_logic_cluster/lc_5/in_0

End 

Net : state_RNI0FMQ1Z0Z_6
T_6_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g2_6
T_6_5_wire_logic_cluster/lc_3/in_3

T_6_5_wire_logic_cluster/lc_6/out
T_6_5_lc_trk_g2_6
T_6_5_wire_logic_cluster/lc_1/in_3

End 

Net : RESET_ibuf_RNIH9HDZ0Z1_cascade_
T_6_5_wire_logic_cluster/lc_5/ltout
T_6_5_wire_logic_cluster/lc_6/in_2

End 

Net : stateZ0Z_7
T_6_6_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g0_1
T_6_5_wire_logic_cluster/lc_5/in_0

T_6_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_10
T_4_6_lc_trk_g0_2
T_4_6_wire_logic_cluster/lc_3/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_5_6_sp4_h_l_10
T_4_6_lc_trk_g0_2
T_4_6_input_2_4
T_4_6_wire_logic_cluster/lc_4/in_2

T_6_6_wire_logic_cluster/lc_1/out
T_5_6_lc_trk_g3_1
T_5_6_wire_logic_cluster/lc_7/in_1

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g3_1
T_6_6_input_2_0
T_6_6_wire_logic_cluster/lc_0/in_2

T_6_6_wire_logic_cluster/lc_1/out
T_6_6_lc_trk_g3_1
T_6_6_wire_logic_cluster/lc_1/in_3

End 

Net : stateZ0Z_2
T_6_6_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_4/in_3

T_6_6_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_0/in_3

T_6_6_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g1_4
T_6_5_wire_logic_cluster/lc_2/in_3

T_6_6_wire_logic_cluster/lc_4/out
T_6_6_lc_trk_g1_4
T_6_6_wire_logic_cluster/lc_4/in_1

End 

Net : N_42
T_6_5_wire_logic_cluster/lc_4/out
T_6_5_lc_trk_g0_4
T_6_5_wire_logic_cluster/lc_3/in_1

End 

Net : GWIN_RNOZ0Z_0_cascade_
T_6_5_wire_logic_cluster/lc_0/ltout
T_6_5_wire_logic_cluster/lc_1/in_2

End 

Net : un1_state_5_i_1_cascade_
T_6_5_wire_logic_cluster/lc_2/ltout
T_6_5_wire_logic_cluster/lc_3/in_2

End 

Net : stateZ0Z_1
T_6_6_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_46
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_0/in_0

T_6_6_wire_logic_cluster/lc_3/out
T_6_3_sp4_v_t_46
T_6_5_lc_trk_g3_3
T_6_5_wire_logic_cluster/lc_2/in_0

T_6_6_wire_logic_cluster/lc_3/out
T_6_6_lc_trk_g0_3
T_6_6_wire_logic_cluster/lc_3/in_0

End 

Net : stateZ0Z_0
T_4_5_wire_logic_cluster/lc_0/out
T_4_5_sp4_h_l_5
T_6_5_lc_trk_g2_0
T_6_5_input_2_2
T_6_5_wire_logic_cluster/lc_2/in_2

T_4_5_wire_logic_cluster/lc_0/out
T_4_5_sp4_h_l_5
T_6_5_lc_trk_g2_0
T_6_5_wire_logic_cluster/lc_1/in_1

End 

Net : GWIN_c
T_6_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_0/in_1

T_6_5_wire_logic_cluster/lc_1/out
T_6_5_lc_trk_g2_1
T_6_5_wire_logic_cluster/lc_1/in_0

T_6_5_wire_logic_cluster/lc_1/out
T_6_5_sp4_h_l_7
T_9_1_sp4_v_t_42
T_9_0_span4_vert_3
T_9_0_lc_trk_g0_3
T_9_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : RWIN_c
T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g2_3
T_6_5_wire_logic_cluster/lc_2/in_1

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_lc_trk_g2_3
T_6_5_wire_logic_cluster/lc_3/in_0

T_6_5_wire_logic_cluster/lc_3/out
T_6_5_sp4_h_l_11
T_9_1_sp4_v_t_40
T_9_0_span4_vert_1
T_9_0_span4_horz_r_0
T_13_3_lc_trk_g1_4
T_13_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : state_ns_i_0_1_3_cascade_
T_5_5_wire_logic_cluster/lc_2/ltout
T_5_5_wire_logic_cluster/lc_3/in_2

End 

Net : TIMER_RUNNING_c
T_5_7_wire_logic_cluster/lc_5/out
T_5_7_lc_trk_g2_5
T_5_7_wire_logic_cluster/lc_5/in_0

T_5_7_wire_logic_cluster/lc_5/out
T_5_6_sp4_v_t_42
T_2_10_sp4_h_l_0
T_0_10_span4_horz_37
T_0_10_span4_vert_t_14
T_0_13_lc_trk_g0_6
T_0_13_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_4_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g0_0
T_4_7_input_2_2
T_4_7_wire_logic_cluster/lc_2/in_2

T_4_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g1_0
T_4_7_input_2_3
T_4_7_wire_logic_cluster/lc_3/in_2

T_4_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g0_0
T_4_7_input_2_6
T_4_7_wire_logic_cluster/lc_6/in_2

T_4_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g1_0
T_4_7_input_2_1
T_4_7_wire_logic_cluster/lc_1/in_2

T_4_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g0_0
T_4_7_input_2_4
T_4_7_wire_logic_cluster/lc_4/in_2

T_4_8_wire_logic_cluster/lc_0/out
T_4_7_lc_trk_g1_0
T_4_7_input_2_5
T_4_7_wire_logic_cluster/lc_5/in_2

T_4_8_wire_logic_cluster/lc_0/out
T_4_4_sp4_v_t_37
T_4_5_lc_trk_g2_5
T_4_5_wire_logic_cluster/lc_0/in_3

End 

Net : GHIT_c
T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_vert_t_12
T_0_6_span4_vert_t_12
T_0_6_span4_horz_1
T_2_6_lc_trk_g2_1
T_2_6_wire_logic_cluster/lc_0/in_3

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_vert_t_12
T_0_10_span4_horz_25
T_3_10_sp4_h_l_4
T_6_6_sp4_v_t_47
T_6_7_lc_trk_g2_7
T_6_7_input_2_1
T_6_7_wire_logic_cluster/lc_1/in_2

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_vert_t_12
T_0_10_span4_horz_25
T_3_10_sp4_h_l_4
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_5_6_lc_trk_g2_1
T_5_6_wire_logic_cluster/lc_2/in_1

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_vert_t_12
T_0_6_span4_vert_t_12
T_0_6_span4_horz_1
T_5_6_sp4_h_l_1
T_6_6_lc_trk_g2_1
T_6_6_input_2_5
T_6_6_wire_logic_cluster/lc_5/in_2

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_vert_t_12
T_0_10_span4_horz_25
T_3_10_sp4_h_l_4
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_6_2_sp4_v_t_41
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_6/in_0

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_vert_t_12
T_0_10_span4_horz_25
T_3_10_sp4_h_l_4
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_6_2_sp4_v_t_41
T_5_5_lc_trk_g3_1
T_5_5_wire_logic_cluster/lc_2/in_0

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_vert_t_12
T_0_10_span4_horz_25
T_3_10_sp4_h_l_4
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_6_2_sp4_v_t_41
T_6_5_lc_trk_g1_1
T_6_5_input_2_0
T_6_5_wire_logic_cluster/lc_0/in_2

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_vert_t_12
T_0_10_span4_horz_25
T_3_10_sp4_h_l_4
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_6_2_sp4_v_t_41
T_6_5_lc_trk_g1_1
T_6_5_wire_logic_cluster/lc_4/in_0

T_0_14_wire_io_cluster/io_0/D_IN_0
T_0_10_span4_vert_t_12
T_0_10_span4_horz_25
T_3_10_sp4_h_l_4
T_6_6_sp4_v_t_47
T_3_6_sp4_h_l_4
T_6_2_sp4_v_t_47
T_6_5_lc_trk_g0_7
T_6_5_input_2_7
T_6_5_wire_logic_cluster/lc_7/in_2

End 

Net : N_29
T_2_6_wire_logic_cluster/lc_0/out
T_0_6_span12_horz_4
T_4_6_lc_trk_g0_4
T_4_6_wire_logic_cluster/lc_2/in_0

T_2_6_wire_logic_cluster/lc_0/out
T_0_6_span12_horz_4
T_4_6_lc_trk_g0_4
T_4_6_input_2_0
T_4_6_wire_logic_cluster/lc_0/in_2

T_2_6_wire_logic_cluster/lc_0/out
T_2_6_sp4_h_l_5
T_5_2_sp4_v_t_40
T_5_5_lc_trk_g1_0
T_5_5_input_2_5
T_5_5_wire_logic_cluster/lc_5/in_2

End 

Net : START_c
T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_10_2_sp4_v_t_40
T_7_6_sp4_h_l_10
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_0/in_1

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_10_2_sp4_v_t_40
T_7_6_sp4_h_l_10
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_1/in_0

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_10_2_sp4_v_t_40
T_7_6_sp4_h_l_10
T_6_6_lc_trk_g1_2
T_6_6_wire_logic_cluster/lc_2/in_1

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_10_2_sp4_v_t_40
T_7_6_sp4_h_l_10
T_3_6_sp4_h_l_6
T_5_6_lc_trk_g2_3
T_5_6_input_2_7
T_5_6_wire_logic_cluster/lc_7/in_2

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_10_2_sp4_v_t_40
T_7_6_sp4_h_l_10
T_3_6_sp4_h_l_6
T_4_6_lc_trk_g3_6
T_4_6_input_2_3
T_4_6_wire_logic_cluster/lc_3/in_2

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_10_2_sp4_v_t_40
T_7_6_sp4_h_l_10
T_3_6_sp4_h_l_6
T_4_6_lc_trk_g3_6
T_4_6_wire_logic_cluster/lc_4/in_1

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_10_2_sp4_v_t_40
T_7_6_sp4_h_l_10
T_3_6_sp4_h_l_10
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_0/in_0

T_10_0_wire_io_cluster/io_1/D_IN_0
T_10_0_span4_vert_20
T_10_2_sp4_v_t_40
T_7_6_sp4_h_l_10
T_3_6_sp4_h_l_10
T_4_6_lc_trk_g2_2
T_4_6_wire_logic_cluster/lc_7/in_3

End 

Net : RHIT_c
T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_20
T_2_1_sp12_v_t_23
T_2_6_lc_trk_g3_7
T_2_6_wire_logic_cluster/lc_0/in_0

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_12
T_6_1_sp12_v_t_23
T_6_7_lc_trk_g3_4
T_6_7_wire_logic_cluster/lc_1/in_0

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_12
T_6_1_sp12_v_t_23
T_6_3_sp4_v_t_43
T_5_5_lc_trk_g1_6
T_5_5_wire_logic_cluster/lc_6/in_1

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_12
T_6_1_sp12_v_t_23
T_6_3_sp4_v_t_43
T_5_5_lc_trk_g1_6
T_5_5_wire_logic_cluster/lc_4/in_1

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_12
T_6_1_sp12_v_t_23
T_6_3_sp4_v_t_43
T_5_5_lc_trk_g1_6
T_5_5_wire_logic_cluster/lc_2/in_1

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_12
T_6_1_sp12_v_t_23
T_6_3_sp4_v_t_43
T_6_5_lc_trk_g3_6
T_6_5_wire_logic_cluster/lc_4/in_1

T_0_13_wire_io_cluster/io_1/D_IN_0
T_0_13_span12_horz_12
T_6_1_sp12_v_t_23
T_6_3_sp4_v_t_43
T_6_5_lc_trk_g3_6
T_6_5_wire_logic_cluster/lc_7/in_0

End 

Net : CLOCK_c_g
T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_7_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_4_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_5_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_6_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_3/clk

T_0_9_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_6_5_wire_logic_cluster/lc_3/clk

End 

Net : RESET_c_i_g
T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_4_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_5_5_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

T_0_8_wire_gbuf/out
T_0_0_fabout_6
T_0_0_glb_netwk_6
T_6_6_wire_logic_cluster/lc_5/s_r

End 

Net : RESET_c_i
T_2_8_wire_logic_cluster/lc_6/out
T_0_8_span12_horz_0
T_0_8_lc_trk_g1_0
T_0_8_wire_gbuf/in

End 

Net : RESET_c
T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span4_vert_0
T_10_1_sp4_v_t_37
T_7_5_sp4_h_l_5
T_6_5_lc_trk_g0_5
T_6_5_input_2_5
T_6_5_wire_logic_cluster/lc_5/in_2

T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span4_vert_0
T_10_1_sp4_v_t_37
T_7_5_sp4_h_l_5
T_6_5_sp4_v_t_40
T_5_7_lc_trk_g0_5
T_5_7_input_2_5
T_5_7_wire_logic_cluster/lc_5/in_2

T_10_0_wire_io_cluster/io_0/D_IN_0
T_10_0_span4_vert_0
T_10_1_sp4_v_t_37
T_7_5_sp4_h_l_5
T_3_5_sp4_h_l_1
T_2_5_sp4_v_t_36
T_2_8_lc_trk_g1_4
T_2_8_wire_logic_cluster/lc_6/in_3

End 

Net : CLOCK_ibuf_gb_io_gb_input
T_0_14_wire_io_cluster/io_1/D_IN_0
T_0_12_span4_vert_t_14
T_0_8_span4_vert_t_14
T_0_9_lc_trk_g1_6
T_0_9_wire_gbuf/in

End 

