<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="testbench_behav.wdb" id="1">
         <top_modules>
            <top_module name="glbl" />
            <top_module name="testbench" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="6552861191000fs"></ZoomStartTime>
      <ZoomEndTime time="6553153191001fs"></ZoomEndTime>
      <Cursor1Time time="6554137191000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="315"></NameColumnWidth>
      <ValueColumnWidth column_width="444"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="38" />
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/if_in" type="array">
      <obj_property name="ElementShortName">if_in[63:0]</obj_property>
      <obj_property name="ObjectShortName">if_in[63:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/status" type="array">
      <obj_property name="ElementShortName">status[3:0]</obj_property>
      <obj_property name="ObjectShortName">status[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/hazard" type="logic">
      <obj_property name="ElementShortName">hazard</obj_property>
      <obj_property name="ObjectShortName">hazard</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/rn" type="array">
      <obj_property name="ElementShortName">rn[3:0]</obj_property>
      <obj_property name="ObjectShortName">rn[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/rm" type="array">
      <obj_property name="ElementShortName">rm[3:0]</obj_property>
      <obj_property name="ObjectShortName">rm[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/mux_reg" type="array">
      <obj_property name="ElementShortName">mux_reg[3:0]</obj_property>
      <obj_property name="ObjectShortName">mux_reg[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/two_src" type="logic">
      <obj_property name="ElementShortName">two_src</obj_property>
      <obj_property name="ObjectShortName">two_src</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/wb_en" type="logic">
      <obj_property name="ElementShortName">wb_en</obj_property>
      <obj_property name="ObjectShortName">wb_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/mem_r_en" type="logic">
      <obj_property name="ElementShortName">mem_r_en</obj_property>
      <obj_property name="ObjectShortName">mem_r_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/mem_w_en" type="logic">
      <obj_property name="ElementShortName">mem_w_en</obj_property>
      <obj_property name="ObjectShortName">mem_w_en</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/exe_cmd" type="array">
      <obj_property name="ElementShortName">exe_cmd[3:0]</obj_property>
      <obj_property name="ObjectShortName">exe_cmd[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/b" type="logic">
      <obj_property name="ElementShortName">b</obj_property>
      <obj_property name="ObjectShortName">b</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/cu/opcode" type="array">
      <obj_property name="ElementShortName">opcode[3:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[3:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/cu/mode" type="array">
      <obj_property name="ElementShortName">mode[1:0]</obj_property>
      <obj_property name="ObjectShortName">mode[1:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/cu/s_in" type="logic">
      <obj_property name="ElementShortName">s_in</obj_property>
      <obj_property name="ObjectShortName">s_in</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/cu/cu_out" type="array">
      <obj_property name="ElementShortName">cu_out[8:0]</obj_property>
      <obj_property name="ObjectShortName">cu_out[8:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/s_out" type="logic">
      <obj_property name="ElementShortName">s_out</obj_property>
      <obj_property name="ObjectShortName">s_out</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/pc_out" type="array">
      <obj_property name="ElementShortName">pc_out[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc_out[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/r1" type="array">
      <obj_property name="ElementShortName">r1[3:0]</obj_property>
      <obj_property name="ObjectShortName">r1[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/r2" type="array">
      <obj_property name="ElementShortName">r2[3:0]</obj_property>
      <obj_property name="ObjectShortName">r2[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/imm" type="logic">
      <obj_property name="ElementShortName">imm</obj_property>
      <obj_property name="ObjectShortName">imm</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/shift_op" type="array">
      <obj_property name="ElementShortName">shift_op[11:0]</obj_property>
      <obj_property name="ObjectShortName">shift_op[11:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/signed_imm" type="array">
      <obj_property name="ElementShortName">signed_imm[23:0]</obj_property>
      <obj_property name="ObjectShortName">signed_imm[23:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/dest" type="array">
      <obj_property name="ElementShortName">dest[3:0]</obj_property>
      <obj_property name="ObjectShortName">dest[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/pc" type="array">
      <obj_property name="ElementShortName">pc[31:0]</obj_property>
      <obj_property name="ObjectShortName">pc[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/instruction" type="array">
      <obj_property name="ElementShortName">instruction[31:0]</obj_property>
      <obj_property name="ObjectShortName">instruction[31:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/cond" type="array">
      <obj_property name="ElementShortName">cond[3:0]</obj_property>
      <obj_property name="ObjectShortName">cond[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/mode" type="array">
      <obj_property name="ElementShortName">mode[1:0]</obj_property>
      <obj_property name="ObjectShortName">mode[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/i" type="logic">
      <obj_property name="ElementShortName">i</obj_property>
      <obj_property name="ObjectShortName">i</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/opcode" type="array">
      <obj_property name="ElementShortName">opcode[3:0]</obj_property>
      <obj_property name="ObjectShortName">opcode[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/s" type="logic">
      <obj_property name="ElementShortName">s</obj_property>
      <obj_property name="ObjectShortName">s</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/rd" type="array">
      <obj_property name="ElementShortName">rd[3:0]</obj_property>
      <obj_property name="ObjectShortName">rd[3:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/shift_imm" type="array">
      <obj_property name="ElementShortName">shift_imm[4:0]</obj_property>
      <obj_property name="ObjectShortName">shift_imm[4:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/shift" type="array">
      <obj_property name="ElementShortName">shift[1:0]</obj_property>
      <obj_property name="ObjectShortName">shift[1:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/out_cc" type="logic">
      <obj_property name="ElementShortName">out_cc</obj_property>
      <obj_property name="ObjectShortName">out_cc</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/out_cu" type="array">
      <obj_property name="ElementShortName">out_cu[8:0]</obj_property>
      <obj_property name="ObjectShortName">out_cu[8:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/sel_cu" type="logic">
      <obj_property name="ElementShortName">sel_cu</obj_property>
      <obj_property name="ObjectShortName">sel_cu</obj_property>
   </wvobject>
   <wvobject fp_name="/testbench/uut/instruction_memory_i/instruction_decode_c_0/inst/mux_cu" type="array">
      <obj_property name="ElementShortName">mux_cu[8:0]</obj_property>
      <obj_property name="ObjectShortName">mux_cu[8:0]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
</wave_config>
