{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761800316553 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761800316556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 12:58:36 2025 " "Processing started: Thu Oct 30 12:58:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761800316556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800316556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd " "Command: quartus_map --read_settings_files=on --write_settings_files=off lcd -c lcd" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800316556 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761800316729 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761800316729 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(293) " "Verilog HDL information at lcd.v(293): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 293 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761800322261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(328) " "Verilog HDL information at lcd.v(328): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 328 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761800322261 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd.v(364) " "Verilog HDL information at lcd.v(364): always construct contains both blocking and non-blocking assignments" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 364 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1761800322261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800322261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_lcd " "Found entity 1: tb_lcd" {  } { { "tb_lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/tb_lcd.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761800322264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lcd " "Elaborating entity \"lcd\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761800322274 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "disp lcd.v(314) " "Verilog HDL Always Construct warning at lcd.v(314): inferring latch(es) for variable \"disp\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761800322274 "|lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "disk lcd.v(349) " "Verilog HDL Always Construct warning at lcd.v(349): inferring latch(es) for variable \"disk\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 349 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761800322274 "|lcd"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "dism lcd.v(385) " "Verilog HDL Always Construct warning at lcd.v(385): inferring latch(es) for variable \"dism\", which holds its previous value in one or more paths through the always construct" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1761800322274 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dism\[0\] lcd.v(385) " "Inferred latch for \"dism\[0\]\" at lcd.v(385)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dism\[1\] lcd.v(385) " "Inferred latch for \"dism\[1\]\" at lcd.v(385)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dism\[2\] lcd.v(385) " "Inferred latch for \"dism\[2\]\" at lcd.v(385)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dism\[3\] lcd.v(385) " "Inferred latch for \"dism\[3\]\" at lcd.v(385)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dism\[4\] lcd.v(385) " "Inferred latch for \"dism\[4\]\" at lcd.v(385)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dism\[5\] lcd.v(385) " "Inferred latch for \"dism\[5\]\" at lcd.v(385)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dism\[6\] lcd.v(385) " "Inferred latch for \"dism\[6\]\" at lcd.v(385)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dism\[7\] lcd.v(385) " "Inferred latch for \"dism\[7\]\" at lcd.v(385)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disk\[0\] lcd.v(349) " "Inferred latch for \"disk\[0\]\" at lcd.v(349)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disk\[1\] lcd.v(349) " "Inferred latch for \"disk\[1\]\" at lcd.v(349)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disk\[2\] lcd.v(349) " "Inferred latch for \"disk\[2\]\" at lcd.v(349)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disk\[3\] lcd.v(349) " "Inferred latch for \"disk\[3\]\" at lcd.v(349)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disk\[4\] lcd.v(349) " "Inferred latch for \"disk\[4\]\" at lcd.v(349)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disk\[5\] lcd.v(349) " "Inferred latch for \"disk\[5\]\" at lcd.v(349)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disk\[6\] lcd.v(349) " "Inferred latch for \"disk\[6\]\" at lcd.v(349)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disk\[7\] lcd.v(349) " "Inferred latch for \"disk\[7\]\" at lcd.v(349)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 349 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp\[0\] lcd.v(314) " "Inferred latch for \"disp\[0\]\" at lcd.v(314)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp\[1\] lcd.v(314) " "Inferred latch for \"disp\[1\]\" at lcd.v(314)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp\[2\] lcd.v(314) " "Inferred latch for \"disp\[2\]\" at lcd.v(314)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp\[3\] lcd.v(314) " "Inferred latch for \"disp\[3\]\" at lcd.v(314)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp\[4\] lcd.v(314) " "Inferred latch for \"disp\[4\]\" at lcd.v(314)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp\[5\] lcd.v(314) " "Inferred latch for \"disp\[5\]\" at lcd.v(314)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp\[6\] lcd.v(314) " "Inferred latch for \"disp\[6\]\" at lcd.v(314)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "disp\[7\] lcd.v(314) " "Inferred latch for \"disp\[7\]\" at lcd.v(314)" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322279 "|lcd"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp\[4\] disp\[0\] " "Duplicate LATCH primitive \"disp\[4\]\" merged with LATCH primitive \"disp\[0\]\"" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1761800322546 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "disp\[3\] disp\[1\] " "Duplicate LATCH primitive \"disp\[3\]\" merged with LATCH primitive \"disp\[1\]\"" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1761800322546 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1761800322546 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dism\[0\] " "LATCH primitive \"dism\[0\]\" is permanently enabled" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761800322556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "disp\[0\] " "LATCH primitive \"disp\[0\]\" is permanently enabled" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761800322556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dism\[1\] " "LATCH primitive \"dism\[1\]\" is permanently enabled" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761800322556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "disp\[1\] " "LATCH primitive \"disp\[1\]\" is permanently enabled" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 314 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761800322556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dism\[2\] " "LATCH primitive \"dism\[2\]\" is permanently enabled" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761800322556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dism\[3\] " "LATCH primitive \"dism\[3\]\" is permanently enabled" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761800322556 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "dism\[4\] " "LATCH primitive \"dism\[4\]\" is permanently enabled" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 385 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1761800322556 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "lcd.v" "" { Text "F:/verilog/kecheng_project/LCD1602/lcd.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1761800322566 "|lcd|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1761800322566 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761800322616 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1761800322872 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/verilog/kecheng_project/LCD1602/output_files/lcd.map.smsg " "Generated suppressed messages file F:/verilog/kecheng_project/LCD1602/output_files/lcd.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800322907 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761800323002 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761800323002 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761800323022 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761800323022 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761800323022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761800323022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761800323027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 30 12:58:43 2025 " "Processing ended: Thu Oct 30 12:58:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761800323027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761800323027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761800323027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761800323027 ""}
