INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/RAM/sim/RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/ip/ROM/sim/ROM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ROM
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/bus.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bus
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/func.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module Registers
INFO: [VRFC 10-311] analyzing module Mux5
INFO: [VRFC 10-311] analyzing module Mux32
INFO: [VRFC 10-311] analyzing module Sign_extend
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sources_1/new/singleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_one_cycle
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mi/Desktop/lab6_design/lab6_design.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
