#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sat Nov 12 21:07:13 2016
# Process ID: 12508
# Current directory: C:/Users/Philip Glynn/POVDisplay
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14180 C:\Users\Philip Glynn\POVDisplay\POVDisplay.xpr
# Log file: C:/Users/Philip Glynn/POVDisplay/vivado.log
# Journal file: C:/Users/Philip Glynn/POVDisplay\vivado.jou
#-----------------------------------------------------------
start_guioopen_project {C:/Users/Philip Glynn/POVDisplay/POVDisplay.xpr}SScanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/Philip Glynn/POVDisplay/POVDisplay.cache/ip'.IINFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specifiedINFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 794.648 ; gain = 146.301
ereset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Philip Glynn/POVDisplay/POVDisplay.runs/synth_1

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Philip Glynn/Desktop/Verilog/HDL files/povDisplay.sv" into library work [C:/Users/Philip Glynn/Desktop/Verilog/HDL files/povDisplay.sv:1]
[Sat Nov 12 21:16:15 2016] Launched synth_1...
Run output will be captured here: C:/Users/Philip Glynn/POVDisplay/POVDisplay.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Philip Glynn/POVDisplay/POVDisplay.runs/synth_1

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Philip Glynn/Desktop/Verilog/HDL files/povDisplay.sv" into library work [C:/Users/Philip Glynn/Desktop/Verilog/HDL files/povDisplay.sv:1]
[Sun Nov 13 13:17:00 2016] Launched synth_1...
Run output will be captured here: C:/Users/Philip Glynn/POVDisplay/POVDisplay.runs/synth_1/runme.log
launch_runs impl_1
[Sun Nov 13 13:18:35 2016] Launched impl_1...
Run output will be captured here: C:/Users/Philip Glynn/POVDisplay/POVDisplay.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Sun Nov 13 13:19:45 2016] Launched impl_1...
Run output will be captured here: C:/Users/Philip Glynn/POVDisplay/POVDisplay.runs/impl_1/runme.log
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'povDisplay' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav'
"xvlog -m64 --relax -prj povDisplay_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Philip Glynn/Desktop/Verilog/HDL files/povDisplay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module povDisplay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a2a9ad87e9114545a2859b83df66b6da --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot povDisplay_behav xil_defaultlib.povDisplay xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.povDisplay
Compiling module xil_defaultlib.glbl
Built simulation snapshot povDisplay_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Philip -notrace
invalid command name "Invalid"
    while executing
"Invalid number of parameters"
    (file "C:/Users/Philip" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 13 13:26:38 2016...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 779.754 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "povDisplay_behav -key {Behavioral:sim_1:Functional:povDisplay} -tclbatch {povDisplay.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source povDisplay.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 809.531 ; gain = 29.777
INFO: [USF-XSim-96] XSim completed. Design snapshot 'povDisplay_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 809.531 ; gain = 29.777
add_bp {C:/Users/Philip Glynn/Desktop/Verilog/HDL files/povDisplay.sv} 9
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Philip Glynn/POVDisplay/POVDisplay.runs/synth_1

launch_runs synth_1
INFO: [HDL 9-2216] Analyzing SystemVerilog file "C:/Users/Philip Glynn/Desktop/Verilog/HDL files/povDisplay.sv" into library work [C:/Users/Philip Glynn/Desktop/Verilog/HDL files/povDisplay.sv:1]
[Sun Nov 13 13:27:39 2016] Launched synth_1...
Run output will be captured here: C:/Users/Philip Glynn/POVDisplay/POVDisplay.runs/synth_1/runme.log
update_compile_order -fileset sim_1
launch_simulation
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/elaborate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/povDisplay_behav1.wdb
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/simulate.log
WARNING: [Vivado 12-3661] Failed to remove file:C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/xelab.pb
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'arrays_data' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav'
"xvlog -m64 --relax -prj arrays_data_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/Philip Glynn/Desktop/Verilog/HDL files/povDisplay.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arrays_data
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a2a9ad87e9114545a2859b83df66b6da --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot arrays_data_behav xil_defaultlib.arrays_data xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.arrays_data
Compiling module xil_defaultlib.glbl
Built simulation snapshot arrays_data_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/Philip -notrace
invalid command name "Invalid"
    while executing
"Invalid number of parameters"
    (file "C:/Users/Philip" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sun Nov 13 13:28:33 2016...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Philip Glynn/POVDisplay/POVDisplay.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "arrays_data_behav -key {Behavioral:sim_1:Functional:arrays_data} -tclbatch {arrays_data.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
