Time resolution is 1 ps
WARNING: "/wrk/ci/prod/2023.2.1/rdi_builds/nightly/2023_12_14_4081461/data/verilog/src/unisims/FDCE.v" Line 166: Timing violation in scope /project_tb/UUT/FSM_sequential_controller_state_reg[1]/TChk166_2557 at time 682548 ps $setuphold (negedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,C_dly,D_dly)  $setup violation detected. Time: 682548 ps, Data Event Time Stamp: -9223372036854775807 ps, Ref Event Time Stamp: 682422 ps, Limit: -45 ps
WARNING: "/wrk/ci/prod/2023.2.1/rdi_builds/nightly/2023_12_14_4081461/data/verilog/src/unisims/FDCE.v" Line 166: Timing violation in scope /project_tb/UUT/FSM_sequential_controller_state_reg[1]/TChk166_2557 at time 682548 ps $setuphold (negedge C,posedge D,(0:0:0),(0:0:0),notifier,in_clk_enable_n,in_clk_enable_n,C_dly,D_dly)  $hold violation detected. Time: 682548 ps, Ref Event Time Stamp: 682422 ps, Data Event Time Stamp: 682548 ps, Limit: 241 ps
Failure: Simulation Ended! TEST PASSATO (EXAMPLE)
Time: 2163737 ps  Iteration: 1  Process: /project_tb/test_routine  File: C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/Reset_Sim/new/project_reti_logiche_tb.vhd
$finish called at time : 2163737 ps : File "C:/Users/marco/VivadoProjects/project_reti_logiche_final/project_reti_logiche_final.srcs/Reset_Sim/new/project_reti_logiche_tb.vhd" Line 205
