

================================================================
== Vivado HLS Report for 'initialize_padded_me'
================================================================
* Date:           Sun Nov  3 11:23:02 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.801 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1953|     1953| 19.530 us | 19.530 us |  1953|  1953|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |     1952|     1952|       122|          -|          -|    16|    no    |
        | + Loop 1.1      |      120|      120|        12|          -|          -|    10|    no    |
        |  ++ Loop 1.1.1  |       10|       10|         1|          -|          -|    10|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 4 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 5 [1/1] (1.76ns)   --->   "br label %.loopexit" [./layer.h:38]   --->   Operation 5 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%m_0 = phi i5 [ 0, %0 ], [ %m, %.loopexit.loopexit ]"   --->   Operation 6 'phi' 'm_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (1.36ns)   --->   "%icmp_ln38 = icmp eq i5 %m_0, -16" [./layer.h:38]   --->   Operation 7 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 8 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.78ns)   --->   "%m = add i5 %m_0, 1" [./layer.h:38]   --->   Operation 9 'add' 'm' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %2, label %.preheader1.preheader" [./layer.h:38]   --->   Operation 10 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %m_0, i3 0)" [./layer.h:41]   --->   Operation 11 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln41 = zext i8 %tmp to i9" [./layer.h:41]   --->   Operation 12 'zext' 'zext_ln41' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %m_0, i1 false)" [./layer.h:41]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln41_1 = zext i6 %tmp_s to i9" [./layer.h:41]   --->   Operation 14 'zext' 'zext_ln41_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.91ns)   --->   "%add_ln41 = add i9 %zext_ln41_1, %zext_ln41" [./layer.h:41]   --->   Operation 15 'add' 'add_ln41' <Predicate = (!icmp_ln38)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (1.76ns)   --->   "br label %.preheader1" [./layer.h:39]   --->   Operation 16 'br' <Predicate = (!icmp_ln38)> <Delay = 1.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "ret void" [./layer.h:45]   --->   Operation 17 'ret' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.37>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %.preheader1.preheader ], [ %x, %.preheader1.loopexit ]"   --->   Operation 18 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (1.30ns)   --->   "%icmp_ln39 = icmp eq i4 %x_0, -6" [./layer.h:39]   --->   Operation 19 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 20 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [./layer.h:39]   --->   Operation 21 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %.loopexit.loopexit, label %.preheader.preheader" [./layer.h:39]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln41_2 = zext i4 %x_0 to i9" [./layer.h:41]   --->   Operation 23 'zext' 'zext_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln41_1 = add i9 %zext_ln41_2, %add_ln41" [./layer.h:41]   --->   Operation 24 'add' 'add_ln41_1' <Predicate = (!icmp_ln39)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %add_ln41_1, i3 0)" [./layer.h:41]   --->   Operation 25 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_2 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %add_ln41_1, i1 false)" [./layer.h:41]   --->   Operation 26 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln41_3 = zext i10 %tmp_2 to i12" [./layer.h:41]   --->   Operation 27 'zext' 'zext_ln41_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (1.54ns)   --->   "%add_ln41_2 = add i12 %p_shl2_cast, %zext_ln41_3" [./layer.h:41]   --->   Operation 28 'add' 'add_ln41_2' <Predicate = (!icmp_ln39)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (1.76ns)   --->   "br label %.preheader" [./layer.h:40]   --->   Operation 29 'br' <Predicate = (!icmp_ln39)> <Delay = 1.76>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 30 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.80>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%y_0 = phi i4 [ %y, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 31 'phi' 'y_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.30ns)   --->   "%icmp_ln40 = icmp eq i4 %y_0, -6" [./layer.h:40]   --->   Operation 32 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 33 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.73ns)   --->   "%y = add i4 %y_0, 1" [./layer.h:40]   --->   Operation 34 'add' 'y' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "br i1 %icmp_ln40, label %.preheader1.loopexit, label %1" [./layer.h:40]   --->   Operation 35 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln41_4 = zext i4 %y_0 to i12" [./layer.h:41]   --->   Operation 36 'zext' 'zext_ln41_4' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.54ns)   --->   "%add_ln41_3 = add i12 %add_ln41_2, %zext_ln41_4" [./layer.h:41]   --->   Operation 37 'add' 'add_ln41_3' <Predicate = (!icmp_ln40)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln41_5 = zext i12 %add_ln41_3 to i64" [./layer.h:41]   --->   Operation 38 'zext' 'zext_ln41_5' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1600 x i1]* %input_r, i64 0, i64 %zext_ln41_5" [./layer.h:41]   --->   Operation 39 'getelementptr' 'input_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (3.25ns)   --->   "store i1 false, i1* %input_addr, align 1" [./layer.h:41]   --->   Operation 40 'store' <Predicate = (!icmp_ln40)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 1600> <RAM>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader" [./layer.h:40]   --->   Operation 41 'br' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br label %.preheader1"   --->   Operation 42 'br' <Predicate = (icmp_ln40)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln38     (br               ) [ 01111]
m_0         (phi              ) [ 00100]
icmp_ln38   (icmp             ) [ 00111]
empty       (speclooptripcount) [ 00000]
m           (add              ) [ 01111]
br_ln38     (br               ) [ 00000]
tmp         (bitconcatenate   ) [ 00000]
zext_ln41   (zext             ) [ 00000]
tmp_s       (bitconcatenate   ) [ 00000]
zext_ln41_1 (zext             ) [ 00000]
add_ln41    (add              ) [ 00011]
br_ln39     (br               ) [ 00111]
ret_ln45    (ret              ) [ 00000]
x_0         (phi              ) [ 00010]
icmp_ln39   (icmp             ) [ 00111]
empty_14    (speclooptripcount) [ 00000]
x           (add              ) [ 00111]
br_ln39     (br               ) [ 00000]
zext_ln41_2 (zext             ) [ 00000]
add_ln41_1  (add              ) [ 00000]
p_shl2_cast (bitconcatenate   ) [ 00000]
tmp_2       (bitconcatenate   ) [ 00000]
zext_ln41_3 (zext             ) [ 00000]
add_ln41_2  (add              ) [ 00001]
br_ln40     (br               ) [ 00111]
br_ln0      (br               ) [ 01111]
y_0         (phi              ) [ 00001]
icmp_ln40   (icmp             ) [ 00111]
empty_15    (speclooptripcount) [ 00000]
y           (add              ) [ 00111]
br_ln40     (br               ) [ 00000]
zext_ln41_4 (zext             ) [ 00000]
add_ln41_3  (add              ) [ 00000]
zext_ln41_5 (zext             ) [ 00000]
input_addr  (getelementptr    ) [ 00000]
store_ln41  (store            ) [ 00000]
br_ln40     (br               ) [ 00111]
br_ln0      (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i5.i3"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i9.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i9.i1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="input_addr_gep_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="0" index="1" bw="1" slack="0"/>
<pin id="37" dir="0" index="2" bw="12" slack="0"/>
<pin id="38" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="41" class="1004" name="store_ln41_access_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="11" slack="0"/>
<pin id="43" dir="0" index="1" bw="1" slack="0"/>
<pin id="44" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="45" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln41/4 "/>
</bind>
</comp>

<comp id="48" class="1005" name="m_0_reg_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="5" slack="1"/>
<pin id="50" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="m_0 (phireg) "/>
</bind>
</comp>

<comp id="52" class="1004" name="m_0_phi_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="1"/>
<pin id="54" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="5" slack="0"/>
<pin id="56" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="57" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m_0/2 "/>
</bind>
</comp>

<comp id="59" class="1005" name="x_0_reg_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="4" slack="1"/>
<pin id="61" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="63" class="1004" name="x_0_phi_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="1" slack="1"/>
<pin id="65" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="4" slack="0"/>
<pin id="67" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/3 "/>
</bind>
</comp>

<comp id="70" class="1005" name="y_0_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="4" slack="1"/>
<pin id="72" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="y_0 (phireg) "/>
</bind>
</comp>

<comp id="74" class="1004" name="y_0_phi_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="77" dir="0" index="2" bw="1" slack="1"/>
<pin id="78" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_0/4 "/>
</bind>
</comp>

<comp id="81" class="1004" name="icmp_ln38_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="5" slack="0"/>
<pin id="83" dir="0" index="1" bw="5" slack="0"/>
<pin id="84" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/2 "/>
</bind>
</comp>

<comp id="87" class="1004" name="m_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="5" slack="0"/>
<pin id="89" dir="0" index="1" bw="1" slack="0"/>
<pin id="90" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m/2 "/>
</bind>
</comp>

<comp id="93" class="1004" name="tmp_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="5" slack="0"/>
<pin id="96" dir="0" index="2" bw="1" slack="0"/>
<pin id="97" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="zext_ln41_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="8" slack="0"/>
<pin id="103" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tmp_s_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="5" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln41_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="6" slack="0"/>
<pin id="115" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_1/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="add_ln41_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="8" slack="0"/>
<pin id="120" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln39_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln39/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="4" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln41_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_2/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln41_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="0" index="1" bw="9" slack="1"/>
<pin id="142" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="p_shl2_cast_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="12" slack="0"/>
<pin id="146" dir="0" index="1" bw="9" slack="0"/>
<pin id="147" dir="0" index="2" bw="1" slack="0"/>
<pin id="148" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/3 "/>
</bind>
</comp>

<comp id="152" class="1004" name="tmp_2_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="10" slack="0"/>
<pin id="154" dir="0" index="1" bw="9" slack="0"/>
<pin id="155" dir="0" index="2" bw="1" slack="0"/>
<pin id="156" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="zext_ln41_3_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_3/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="add_ln41_2_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="12" slack="0"/>
<pin id="166" dir="0" index="1" bw="10" slack="0"/>
<pin id="167" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_2/3 "/>
</bind>
</comp>

<comp id="170" class="1004" name="icmp_ln40_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="4" slack="0"/>
<pin id="172" dir="0" index="1" bw="4" slack="0"/>
<pin id="173" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/4 "/>
</bind>
</comp>

<comp id="176" class="1004" name="y_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="zext_ln41_4_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_4/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="add_ln41_3_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="12" slack="1"/>
<pin id="188" dir="0" index="1" bw="4" slack="0"/>
<pin id="189" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln41_3/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="zext_ln41_5_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="0"/>
<pin id="193" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln41_5/4 "/>
</bind>
</comp>

<comp id="199" class="1005" name="m_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="5" slack="0"/>
<pin id="201" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="m "/>
</bind>
</comp>

<comp id="204" class="1005" name="add_ln41_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="1"/>
<pin id="206" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41 "/>
</bind>
</comp>

<comp id="212" class="1005" name="x_reg_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="4" slack="0"/>
<pin id="214" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="217" class="1005" name="add_ln41_2_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="12" slack="1"/>
<pin id="219" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln41_2 "/>
</bind>
</comp>

<comp id="225" class="1005" name="y_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="39"><net_src comp="0" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="40"><net_src comp="32" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="46"><net_src comp="18" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="47"><net_src comp="34" pin="3"/><net_sink comp="41" pin=0"/></net>

<net id="51"><net_src comp="2" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="58"><net_src comp="48" pin="1"/><net_sink comp="52" pin=0"/></net>

<net id="62"><net_src comp="20" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="69"><net_src comp="59" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="70" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="85"><net_src comp="52" pin="4"/><net_sink comp="81" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="91"><net_src comp="52" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="87" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="52" pin="4"/><net_sink comp="93" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="93" pin=2"/></net>

<net id="104"><net_src comp="93" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="16" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="52" pin="4"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="116"><net_src comp="105" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="121"><net_src comp="113" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="101" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="63" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="22" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="133"><net_src comp="63" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="26" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="138"><net_src comp="63" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="144" pin=2"/></net>

<net id="157"><net_src comp="30" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="139" pin="2"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="152" pin=2"/></net>

<net id="163"><net_src comp="152" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="144" pin="3"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="160" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="74" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="22" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="74" pin="4"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="26" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="185"><net_src comp="74" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="190"><net_src comp="182" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="194"><net_src comp="186" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="34" pin=2"/></net>

<net id="202"><net_src comp="87" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="52" pin=2"/></net>

<net id="207"><net_src comp="117" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="215"><net_src comp="129" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="216"><net_src comp="212" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="220"><net_src comp="164" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="228"><net_src comp="176" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {4 }
 - Input state : 
  - Chain level:
	State 1
	State 2
		icmp_ln38 : 1
		m : 1
		br_ln38 : 2
		tmp : 1
		zext_ln41 : 2
		tmp_s : 1
		zext_ln41_1 : 2
		add_ln41 : 3
	State 3
		icmp_ln39 : 1
		x : 1
		br_ln39 : 2
		zext_ln41_2 : 1
		add_ln41_1 : 2
		p_shl2_cast : 3
		tmp_2 : 3
		zext_ln41_3 : 4
		add_ln41_2 : 5
	State 4
		icmp_ln40 : 1
		y : 1
		br_ln40 : 2
		zext_ln41_4 : 1
		add_ln41_3 : 2
		zext_ln41_5 : 3
		input_addr : 4
		store_ln41 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|          |       m_fu_87      |    0    |    15   |
|          |   add_ln41_fu_117  |    0    |    15   |
|          |      x_fu_129      |    0    |    13   |
|    add   |  add_ln41_1_fu_139 |    0    |    15   |
|          |  add_ln41_2_fu_164 |    0    |    12   |
|          |      y_fu_176      |    0    |    13   |
|          |  add_ln41_3_fu_186 |    0    |    12   |
|----------|--------------------|---------|---------|
|          |   icmp_ln38_fu_81  |    0    |    11   |
|   icmp   |  icmp_ln39_fu_123  |    0    |    9    |
|          |  icmp_ln40_fu_170  |    0    |    9    |
|----------|--------------------|---------|---------|
|          |      tmp_fu_93     |    0    |    0    |
|bitconcatenate|    tmp_s_fu_105    |    0    |    0    |
|          | p_shl2_cast_fu_144 |    0    |    0    |
|          |    tmp_2_fu_152    |    0    |    0    |
|----------|--------------------|---------|---------|
|          |  zext_ln41_fu_101  |    0    |    0    |
|          | zext_ln41_1_fu_113 |    0    |    0    |
|   zext   | zext_ln41_2_fu_135 |    0    |    0    |
|          | zext_ln41_3_fu_160 |    0    |    0    |
|          | zext_ln41_4_fu_182 |    0    |    0    |
|          | zext_ln41_5_fu_191 |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |   124   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln41_2_reg_217|   12   |
| add_ln41_reg_204 |    9   |
|    m_0_reg_48    |    5   |
|     m_reg_199    |    5   |
|    x_0_reg_59    |    4   |
|     x_reg_212    |    4   |
|    y_0_reg_70    |    4   |
|     y_reg_225    |    4   |
+------------------+--------+
|       Total      |   47   |
+------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   124  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   47   |    -   |
+-----------+--------+--------+
|   Total   |   47   |   124  |
+-----------+--------+--------+
