;redcode
;assert 1
	SPL 0, <332
	CMP -205, <-127
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	SPL @-12, #200
	CMP 10, @0
	CMP 10, @0
	SUB #0, -70
	JMZ 10, 0
	SUB 240, @0
	JMP 0, -70
	SUB 12, @10
	SPL 0, #9
	SUB 12, @10
	CMP 240, @0
	SLT -1, <-20
	SUB <300, 90
	SUB <300, 90
	JMP 10
	SUB 12, @10
	SUB 12, @10
	SLT 121, 0
	JMP @12, #200
	DJN @12, #200
	SPL 10, 9
	DJN @12, #200
	SPL 0, <332
	SUB 10, @0
	SUB 10, @0
	JMP @240, #0
	SUB 1, 0
	SUB 10, 0
	JMP 50
	SPL @-12, #200
	SPL 0, #9
	SPL 0, #9
	SUB 1, 0
	SUB 1, 0
	SUB 240, @0
	SUB 240, @0
	DJN 30, 0
	SUB 104, <109
	ADD <-30, 9
	DJN 30, 0
	ADD <-30, 9
	MOV -1, <-20
	DJN 30, 0
	SUB 10, 6
	SUB 10, 6
	SPL 0, <131
	CMP -207, <-128
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @121, 103
	SUB -7, <-126
	SLT 300, 90
	DJN <-1, -20
	JMP 370, 60
	JMP 370, 60
	JMP <121, 106
	ADD @121, 106
	SUB #72, @200
	JMN @2, -1
	SLT -1, <-20
	SUB -1, <-20
	SUB @121, 103
	SLT #312, @10
	CMP 702, 11
	SUB 702, 11
	JMP <121, 106
	DAT #12, <10
	SUB <0, @2
	SUB #2, -1
	ADD -1, <-20
	JMN <-127, 100
	DJN @300, 90
	SUB @127, 106
	JMZ -7, @-20
	CMP 702, 21
	SLT 702, 11
	SUB <0, @2
	SUB @127, 106
	JMP 370, 60
	SUB #0, -13
	JMP 370, 60
	SUB @127, 106
	JMP 370, 60
	SPL 0, <753
	JMP @72, #200
	CMP 702, <11
	CMP -1, <-20
	ADD 210, 30
	MOV -7, <-20
	ADD 210, 30
	CMP -1, <-20
	CMP #312, @10
	ADD 210, 30
	ADD 210, 60
