// Seed: 1298055317
`timescale 1 ps / 1ps
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    input id_5,
    input logic id_6,
    input id_7
);
  logic id_8 = id_4 & 1;
  type_13(
      id_7, id_0
  );
endmodule
