// Seed: 2376143301
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    output id_1,
    input  id_2
);
  assign id_1 = 1;
  logic id_3 = 1'b0;
endmodule
