0.6
2019.2
Nov  6 2019
21:57:16
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/phi_matrix/phi_matrix.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/phi_matrix/phi_matrix.srcs/sim_1/new/tb.v,1766465139,verilog,,,,tb,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/phi_matrix/phi_matrix.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v,1766466730,verilog,,D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/phi_matrix/phi_matrix.srcs/sources_1/new/phi_matrix.v,,blk_mem_gen_0,,,,,,,,
D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/phi_matrix/phi_matrix.srcs/sources_1/new/phi_matrix.v,1766466827,verilog,,D:/FPGA/Vivaldo Project/PUCCH FORMAT 0/PUCCH-FORMAT-0/Cyclic_Shift_Generator/phi_matrix/phi_matrix.srcs/sim_1/new/tb.v,,extend_valid_new;phi_matrix,,,,,,,,
