---
title: Wenhao Lin (林文昊)
permalink: index.html
date: 2023-03-10 16:18:26
---

### Biography
Wenhao Lin is a Ph.D. candidate at Department of Computer Science and Engineering, The Chinese University of Hong Kong, supervised by [Prof. Evangeline Young](https://www.cse.cuhk.edu.hk/~fyyoung/). Wenhao obtained his Bachelor of Engineering degree from Harbin Institute of Technology (Shenzhen) in June, 2023.

His research focuses on Electronic Design Automation (EDA).

### Publications

+ **Wenhao Lin**, Zewen Li, Xinshi Zang, and Evangeline F.Y. Young. 2026. RND: A Mixed-Grained Parallel Routing Framework with Region-based Net Decomposition for UltraScale FPGAs. In Proceedings of the International Symposium on Field-Programmable Gate Arrays 2026 (FPGA \'26)

+ **Wenhao Lin**, Xinshi Zang, Zewen Li, and Evangeline F.Y. Young. 2025. An open-source high-concurrency and high-performance parallel router for UltraScale FPGAs. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems (TCAD \'25) [[Paper]](https://ieeexplore.ieee.org/abstract/document/11075842) [[Code]](https://github.com/diriLin/Potter)

+ Xinshi Zang, **Wenhao Lin**, Jinwei Liu, and Evangeline F.Y. Young. 2024. Potter: A Parallel Overlap-Tolerant Router for UltraScale FPGAs. In Proceedings of the International Conference on Computer-Aided Design 2024 (ICCAD \'24). [[Paper]](https://dl.acm.org/doi/10.1145/3676536.3676783) [[Code]](https://github.com/diriLin/Potter)

+ Xinshi Zang, **Wenhao Lin**, Shiju Lin, Jinwei Liu, and Evangeline F.Y. Young. 2024. An Open-Source Fast Parallel Routing Approach for Commercial FPGAs. In Proceedings of the Great Lakes Symposium on VLSI 2024 (GLSVLSI \'24). [[Paper]](https://dl.acm.org/doi/abs/10.1145/3649476.3658714) [[Code]](https://github.com/xszang/parallel-routing)
  + Proposed techniques have been integrated into [RapidWright](https://github.com/xilinx/RapidWright) (an open-source framework for FPGA design developed by AMD Xilinx)!
  <!-- + See [PR #1043](https://github.com/Xilinx/RapidWright/pull/1043) and [PR #1055](https://github.com/Xilinx/RapidWright/pull/1055). -->
  

+ Jiahao Li, Zhourun Wu, **Wenhao Lin**, Jiawei Luo, Jun Zhang, Qingcai Chen, and Junjie Chen. 2023. iEnhancer-ELM: improve enhancer identification by extracting position-related multiscale contextual information based on enhancer language models. Bioinformatics Advances 3, 1 (January 2023), vbad043.  [[Paper]](https://doi.org/10.1093/bioadv/vbad043) [[Code]](https://github.com/chen-bioinfo/iEnhancer-ELM)

### Awards

+ 2nd place in [Runtime-First FPGA Interchange Routing Contest @ FPGA \'24](https://xilinx.github.io/fpga24_routing_contest/) ([Team CUFR](https://github.com/Xilinx/fpga24_routing_contest/assets/90657806/780a30df-b7cc-483d-9bfb-f2f354b4d5d1#t=0.5))
+ 3rd place in [ICCAD 2023 CAD Contest](https://www.iccad-contest.org/2023/index.html) on "3D Placement with Macros" Problem (Team cadb1049)

### Working Experience

+ Internship, AMD Research and Advanced Development (RAD) (remote, 2024.8 - 2024.12)
  + End-of-internship talk: Multi-Threaded FPGA Routing Leveraging RapidWright

### Teaching
Working as a teaching assistant:
+ CENG4120 Computer-aided Design for Very Large Scale Integrated Circuits (2025 Spring, CUHK)
+ CSCI1020 Hands-on Introduction to C++ (2024 Spring, CUHK)
+ CSCI1540 Fundamental Computing with C++ (2023 Fall, CUHK)
+ Operating System (2022 Fall, HITSZ)