#! /c/iverilog/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-965-g55e06db6)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000000000119c570 .scope module, "tb_divider" "tb_divider" 2 69;
 .timescale -9 -9;
v00000000011a3470_0 .var "A", 7 0;
v00000000011a3970_0 .var "B", 7 0;
v00000000011a31f0_0 .net "D", 7 0, L_000000000119a8e0;  1 drivers
v00000000011a33d0_0 .net "R", 7 0, L_0000000001199a00;  1 drivers
v00000000011a35b0_0 .var "clock", 0 0;
v0000000001205f00_0 .net "err", 0 0, L_0000000001204ba0;  1 drivers
v00000000012050a0_0 .net "ok", 0 0, L_0000000001199d10;  1 drivers
v00000000012051e0_0 .var "reset", 0 0;
v0000000001205320_0 .var "start", 0 0;
S_000000000119e3c0 .scope module, "uut" "Divide" 2 83, 2 6 0, S_000000000119c570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 8 "A";
    .port_info 4 /INPUT 8 "B";
    .port_info 5 /OUTPUT 8 "D";
    .port_info 6 /OUTPUT 8 "R";
    .port_info 7 /OUTPUT 1 "ok";
    .port_info 8 /OUTPUT 1 "err";
L_000000000119a8e0 .functor BUFZ 8, v00000000011a30b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000001199a00 .functor BUFZ 8, v00000000011a3150_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000001199d10 .functor NOT 1, v00000000011a3790_0, C4<0>, C4<0>, C4<0>;
v000000000119e550_0 .net "A", 7 0, v00000000011a3470_0;  1 drivers
v00000000011ac540_0 .net "B", 7 0, v00000000011a3970_0;  1 drivers
v00000000011a2b10_0 .net "D", 7 0, L_000000000119a8e0;  alias, 1 drivers
v00000000011a3a10_0 .net "R", 7 0, L_0000000001199a00;  alias, 1 drivers
v00000000011a3650_0 .net *"_ivl_1", 6 0, L_0000000001204880;  1 drivers
v00000000011a2cf0_0 .net *"_ivl_10", 8 0, L_00000000012042e0;  1 drivers
L_0000000001206070 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011a36f0_0 .net *"_ivl_13", 0 0, L_0000000001206070;  1 drivers
v00000000011a38d0_0 .net *"_ivl_3", 0 0, L_00000000012049c0;  1 drivers
v00000000011a2c50_0 .net *"_ivl_4", 7 0, L_0000000001205640;  1 drivers
v00000000011a3510_0 .net *"_ivl_6", 8 0, L_0000000001204560;  1 drivers
L_0000000001206028 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000011a3330_0 .net *"_ivl_9", 0 0, L_0000000001206028;  1 drivers
v00000000011a3790_0 .var "active", 0 0;
v00000000011a2bb0_0 .net "clk", 0 0, v00000000011a35b0_0;  1 drivers
v00000000011a3010_0 .var "cycle", 4 0;
v00000000011a3830_0 .var "denom", 7 0;
v00000000011a2f70_0 .net "err", 0 0, L_0000000001204ba0;  alias, 1 drivers
v00000000011a2d90_0 .net "ok", 0 0, L_0000000001199d10;  alias, 1 drivers
v00000000011a2e30_0 .net "reset", 0 0, v00000000012051e0_0;  1 drivers
v00000000011a30b0_0 .var "result", 7 0;
v00000000011a2ed0_0 .net "start", 0 0, v0000000001205320_0;  1 drivers
v00000000011a3290_0 .net "sub", 8 0, L_0000000001205d20;  1 drivers
v00000000011a3150_0 .var "work", 7 0;
E_00000000011a4de0 .event posedge, v00000000011a2e30_0, v00000000011a2bb0_0;
L_0000000001204880 .part v00000000011a3150_0, 0, 7;
L_00000000012049c0 .part v00000000011a30b0_0, 7, 1;
L_0000000001205640 .concat [ 1 7 0 0], L_00000000012049c0, L_0000000001204880;
L_0000000001204560 .concat [ 8 1 0 0], L_0000000001205640, L_0000000001206028;
L_00000000012042e0 .concat [ 8 1 0 0], v00000000011a3830_0, L_0000000001206070;
L_0000000001205d20 .arith/sub 9, L_0000000001204560, L_00000000012042e0;
L_0000000001204ba0 .reduce/nor v00000000011a3970_0;
    .scope S_000000000119e3c0;
T_0 ;
    %wait E_00000000011a4de0;
    %load/vec4 v00000000011a2e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011a3790_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v00000000011a3010_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011a30b0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011a3830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011a3150_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000011a2ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v00000000011a3790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v00000000011a3290_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v00000000011a3290_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v00000000011a3150_0, 0;
    %load/vec4 v00000000011a30b0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v00000000011a30b0_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v00000000011a3150_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000011a30b0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000011a3150_0, 0;
    %load/vec4 v00000000011a30b0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v00000000011a30b0_0, 0;
T_0.7 ;
    %load/vec4 v00000000011a3010_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000011a3790_0, 0;
T_0.8 ;
    %load/vec4 v00000000011a3010_0;
    %subi 1, 0, 5;
    %assign/vec4 v00000000011a3010_0, 0;
    %vpi_call 2 52 "$display", "cycle %d, sub %b, work %b, result %b", v00000000011a3010_0, v00000000011a3290_0, v00000000011a3150_0, v00000000011a30b0_0 {0 0 0};
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v00000000011a3010_0, 0;
    %load/vec4 v000000000119e550_0;
    %assign/vec4 v00000000011a30b0_0, 0;
    %load/vec4 v00000000011ac540_0;
    %assign/vec4 v00000000011a3830_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000011a3150_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000011a3790_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000119c570;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011a35b0_0, 0, 1;
T_1.0 ;
    %delay 50, 0;
    %load/vec4 v00000000011a35b0_0;
    %inv;
    %store/vec4 v00000000011a35b0_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_000000000119c570;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001205320_0, 0, 1;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v00000000011a3470_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000000011a3970_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000012051e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000012051e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001205320_0, 0, 1;
    %delay 5000, 0;
    %vpi_call 2 109 "$display", "A: %d, B: %d, D: %d, R: %d", v00000000011a3470_0, v00000000011a3970_0, v00000000011a31f0_0, v00000000011a33d0_0 {0 0 0};
    %vpi_call 2 110 "$finish" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Divide.v";
