{
 "Device" : "GW5AST-138B",
 "Files" : [
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVI_IN/src/dvi_rx/dvi_rx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVI_IN/src/dvi_tx/dvi_tx.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVI_IN/src/edid_prom/edid_prom.v",
   "Type" : "verilog"
  },
  {
   "Path" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVI_IN/src/video_top.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "F:/Project/Sipeed/FPGA/Tang_Mega/Riscv-SoC/Project/DVI_IN/impl/temp/rtl_parser.result",
 "Top" : "video_top",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}