/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
*/
(header "symbol" (version "1.1"))
(symbol
	(rect 16 16 416 160)
	(text "mean_vga_core" (rect 5 0 72 12)(font "Arial" ))
	(text "inst" (rect 8 128 20 140)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 10 12)(font "Arial" ))
		(text "clk" (rect 21 27 31 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 1))
	)
	(port
		(pt 0 48)
		(input)
		(text "en" (rect 0 0 9 12)(font "Arial" ))
		(text "en" (rect 21 43 30 55)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 1))
	)
	(port
		(pt 0 64)
		(input)
		(text "arst_n" (rect 0 0 25 12)(font "Arial" ))
		(text "arst_n" (rect 21 59 46 71)(font "Arial" ))
		(line (pt 0 64)(pt 16 64)(line_width 1))
	)
	(port
		(pt 0 80)
		(input)
		(text "vin_rsc_mgc_in_wire_en_d[89..0]" (rect 0 0 138 12)(font "Arial" ))
		(text "vin_rsc_mgc_in_wire_en_d[89..0]" (rect 21 75 159 87)(font "Arial" ))
		(line (pt 0 80)(pt 16 80)(line_width 3))
	)
	(port
		(pt 400 32)
		(output)
		(text "vin_rsc_mgc_in_wire_en_ld" (rect 0 0 114 12)(font "Arial" ))
		(text "vin_rsc_mgc_in_wire_en_ld" (rect 265 27 379 39)(font "Arial" ))
		(line (pt 400 32)(pt 384 32)(line_width 1))
	)
	(port
		(pt 400 48)
		(output)
		(text "vout_rsc_mgc_out_stdreg_en_ld" (rect 0 0 135 12)(font "Arial" ))
		(text "vout_rsc_mgc_out_stdreg_en_ld" (rect 244 43 379 55)(font "Arial" ))
		(line (pt 400 48)(pt 384 48)(line_width 1))
	)
	(port
		(pt 400 64)
		(output)
		(text "vout_rsc_mgc_out_stdreg_en_d[29..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "vout_rsc_mgc_out_stdreg_en_d[29..0]" (rect 220 59 379 71)(font "Arial" ))
		(line (pt 400 64)(pt 384 64)(line_width 3))
	)
	(port
		(pt 400 80)
		(output)
		(text "sum_rsc_mgc_out_stdreg_en_ld" (rect 0 0 135 12)(font "Arial" ))
		(text "sum_rsc_mgc_out_stdreg_en_ld" (rect 244 75 379 87)(font "Arial" ))
		(line (pt 400 80)(pt 384 80)(line_width 1))
	)
	(port
		(pt 400 96)
		(output)
		(text "sum_rsc_mgc_out_stdreg_en_d[29..0]" (rect 0 0 159 12)(font "Arial" ))
		(text "sum_rsc_mgc_out_stdreg_en_d[29..0]" (rect 220 91 379 103)(font "Arial" ))
		(line (pt 400 96)(pt 384 96)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 384 128)(line_width 1))
	)
)
