Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Fri Oct 27 21:33:50 2017
| Host             : LAPTOP-QUI0SV4S running 64-bit major release  (build 9200)
| Command          : report_power -file DARC_DCT_Design_wrapper_power_routed.rpt -pb DARC_DCT_Design_wrapper_power_summary_routed.pb -rpx DARC_DCT_Design_wrapper_power_routed.rpx
| Design           : DARC_DCT_Design_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.815  |
| Dynamic (W)              | 1.642  |
| Device Static (W)        | 0.173  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 64.1   |
| Junction Temperature (C) | 45.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.027 |        3 |       --- |             --- |
| Slice Logic              |     0.008 |    23088 |       --- |             --- |
|   LUT as Logic           |     0.007 |     7604 |     53200 |           14.29 |
|   CARRY4                 |    <0.001 |      234 |     13300 |            1.76 |
|   Register               |    <0.001 |    12483 |    106400 |           11.73 |
|   LUT as Distributed RAM |    <0.001 |       72 |     17400 |            0.41 |
|   F7/F8 Muxes            |    <0.001 |     1747 |     53200 |            3.28 |
|   LUT as Shift Register  |    <0.001 |       68 |     17400 |            0.39 |
|   Others                 |     0.000 |      278 |       --- |             --- |
| Signals                  |     0.019 |    17779 |       --- |             --- |
| Block RAM                |     0.058 |    128.5 |       140 |           91.79 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.173 |          |           |                 |
| Total                    |     1.815 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.127 |       0.107 |      0.020 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.015 |       0.005 |      0.009 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.750 |       0.718 |      0.031 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+--------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                             | Constraint (ns) |
+------------+--------------------------------------------------------------------+-----------------+
| clk_fpga_0 | DARC_DCT_Design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------+-----------+
| Name                                                                        | Power (W) |
+-----------------------------------------------------------------------------+-----------+
| DARC_DCT_Design_wrapper                                                     |     1.642 |
|   DARC_DCT_Design_i                                                         |     1.642 |
|     DARC_BRAM_0                                                             |     0.058 |
|       inst                                                                  |     0.058 |
|         DARC_BRAM_v1_0_S00_AXI_inst                                         |     0.058 |
|           bram0                                                             |     0.058 |
|     DARC_DCT_0                                                              |     0.018 |
|       inst                                                                  |     0.018 |
|         DARC_DCT_v1_0_S00_AXI_inst                                          |     0.018 |
|           dct0                                                              |     0.013 |
|             INST_dat                                                        |     0.013 |
|               INST_add20s_18_1                                              |    <0.001 |
|               INST_add20s_18_18_1                                           |    <0.001 |
|               INST_add24s_22_1                                              |     0.001 |
|               INST_add24s_22_21_1                                           |    <0.001 |
|               INST_add60s_59_1                                              |     0.001 |
|               INST_add69_69s_1                                              |    <0.001 |
|               INST_mul12s_1                                                 |    <0.001 |
|               INST_mul12s_2                                                 |    <0.001 |
|               INST_mul12u_1                                                 |     0.000 |
|               INST_mul8u_1                                                  |     0.000 |
|               INST_mul8u_2                                                  |     0.000 |
|               dct_output                                                    |     0.001 |
|                 INST_MEM_dct_output_subD_1                                  |     0.001 |
|                   dct_output_r_reg_0_63_0_0                                 |    <0.001 |
|                   dct_output_r_reg_0_63_10_10                               |    <0.001 |
|                   dct_output_r_reg_0_63_11_11                               |    <0.001 |
|                   dct_output_r_reg_0_63_1_1                                 |    <0.001 |
|                   dct_output_r_reg_0_63_2_2                                 |    <0.001 |
|                   dct_output_r_reg_0_63_3_3                                 |    <0.001 |
|                   dct_output_r_reg_0_63_4_4                                 |    <0.001 |
|                   dct_output_r_reg_0_63_5_5                                 |    <0.001 |
|                   dct_output_r_reg_0_63_6_6                                 |    <0.001 |
|                   dct_output_r_reg_0_63_7_7                                 |    <0.001 |
|                   dct_output_r_reg_0_63_8_8                                 |    <0.001 |
|                   dct_output_r_reg_0_63_9_9                                 |    <0.001 |
|             INST_fsm                                                        |    <0.001 |
|     DARC_QUANTZ_0                                                           |     0.006 |
|       inst                                                                  |     0.006 |
|         DARC_QUANTZ_v1_0_S00_AXI_inst                                       |     0.006 |
|           quantz0                                                           |     0.001 |
|             INST_dat                                                        |     0.001 |
|             INST_fsm                                                        |    <0.001 |
|     DARC_RLE_0                                                              |     0.016 |
|       inst                                                                  |     0.016 |
|         DARC_RLE_v1_0_S00_AXI_inst                                          |     0.016 |
|           rle0                                                              |     0.011 |
|             INST_dat                                                        |     0.011 |
|               INST_decr32s_1                                                |    <0.001 |
|               INST_decr32s_2                                                |    <0.001 |
|               INST_sub12s_1                                                 |    <0.001 |
|               quantized_block                                               |    <0.001 |
|                 INST_MEM_quantized_block_subD_1                             |    <0.001 |
|                   quantized_block_r_reg_0_63_0_0                            |    <0.001 |
|                   quantized_block_r_reg_0_63_10_10                          |    <0.001 |
|                   quantized_block_r_reg_0_63_11_11                          |    <0.001 |
|                   quantized_block_r_reg_0_63_1_1                            |    <0.001 |
|                   quantized_block_r_reg_0_63_2_2                            |    <0.001 |
|                   quantized_block_r_reg_0_63_3_3                            |    <0.001 |
|                   quantized_block_r_reg_0_63_4_4                            |    <0.001 |
|                   quantized_block_r_reg_0_63_5_5                            |    <0.001 |
|                   quantized_block_r_reg_0_63_6_6                            |    <0.001 |
|                   quantized_block_r_reg_0_63_7_7                            |    <0.001 |
|                   quantized_block_r_reg_0_63_8_8                            |    <0.001 |
|                   quantized_block_r_reg_0_63_9_9                            |    <0.001 |
|               rl                                                            |     0.006 |
|                 INST_MEMB12W128_sub_1                                       |     0.006 |
|               zz                                                            |    <0.001 |
|                 INST_MEM_zz_subD_1                                          |    <0.001 |
|                   zz_r_reg_0_63_0_0                                         |    <0.001 |
|                   zz_r_reg_0_63_10_10                                       |    <0.001 |
|                   zz_r_reg_0_63_11_11                                       |    <0.001 |
|                   zz_r_reg_0_63_1_1                                         |    <0.001 |
|                   zz_r_reg_0_63_2_2                                         |    <0.001 |
|                   zz_r_reg_0_63_3_3                                         |    <0.001 |
|                   zz_r_reg_0_63_4_4                                         |    <0.001 |
|                   zz_r_reg_0_63_5_5                                         |    <0.001 |
|                   zz_r_reg_0_63_6_6                                         |    <0.001 |
|                   zz_r_reg_0_63_7_7                                         |    <0.001 |
|                   zz_r_reg_0_63_8_8                                         |    <0.001 |
|                   zz_r_reg_0_63_9_9                                         |    <0.001 |
|             INST_fsm                                                        |    <0.001 |
|     axi_timer_0                                                             |     0.003 |
|       U0                                                                    |     0.003 |
|         AXI4_LITE_I                                                         |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                |    <0.001 |
|             I_DECODER                                                       |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I |     0.000 |
|         TC_CORE_I                                                           |     0.002 |
|           COUNTER_0_I                                                       |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           GEN_SECOND_TIMER.COUNTER_1_I                                      |     0.001 |
|             COUNTER_I                                                       |     0.001 |
|           READ_MUX_I                                                        |     0.000 |
|           TIMER_CONTROL_I                                                   |    <0.001 |
|             INPUT_DOUBLE_REGS3                                              |    <0.001 |
|     processing_system7_0                                                    |     1.536 |
|       inst                                                                  |     1.536 |
|     ps7_0_axi_periph                                                        |     0.004 |
|       s00_couplers                                                          |     0.003 |
|         auto_pc                                                             |     0.003 |
|           inst                                                              |     0.003 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                            |     0.003 |
|               RD.ar_channel_0                                               |    <0.001 |
|                 ar_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               RD.r_channel_0                                                |    <0.001 |
|                 rd_data_fifo_0                                              |    <0.001 |
|                 transaction_fifo_0                                          |    <0.001 |
|               SI_REG                                                        |     0.001 |
|                 ar_pipe                                                     |    <0.001 |
|                 aw_pipe                                                     |    <0.001 |
|                 b_pipe                                                      |    <0.001 |
|                 r_pipe                                                      |    <0.001 |
|               WR.aw_channel_0                                               |    <0.001 |
|                 aw_cmd_fsm_0                                                |    <0.001 |
|                 cmd_translator_0                                            |    <0.001 |
|                   incr_cmd_0                                                |    <0.001 |
|                   wrap_cmd_0                                                |    <0.001 |
|               WR.b_channel_0                                                |    <0.001 |
|                 bid_fifo_0                                                  |    <0.001 |
|                 bresp_fifo_0                                                |    <0.001 |
|       xbar                                                                  |    <0.001 |
|         inst                                                                |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                          |    <0.001 |
|             addr_arbiter_inst                                               |    <0.001 |
|             gen_decerr.decerr_slave_inst                                    |    <0.001 |
|             reg_slice_r                                                     |    <0.001 |
|             splitter_ar                                                     |    <0.001 |
|             splitter_aw                                                     |    <0.001 |
|     rst_ps7_0_100M                                                          |    <0.001 |
|       U0                                                                    |    <0.001 |
|         EXT_LPF                                                             |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                         |    <0.001 |
|         SEQ                                                                 |    <0.001 |
|           SEQ_COUNTER                                                       |    <0.001 |
+-----------------------------------------------------------------------------+-----------+


