# 50DaysOfVerilog
"A 50-day Verilog coding challenge â€“ from basic gates to advanced RTL designs with testbenches."
