// Seed: 2686252537
module module_0 (
    output supply0 id_0,
    output uwire id_1,
    input tri id_2,
    input supply1 id_3,
    input wire id_4,
    input wire id_5,
    input tri id_6,
    input uwire id_7,
    input uwire id_8,
    input wor id_9,
    output wor id_10,
    output uwire id_11,
    input uwire id_12
);
  assign module_1.id_2 = 0;
  assign id_10 = -1;
  logic id_14;
endmodule
module module_1 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    output uwire id_3
);
  logic id_5 = -1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_2,
      id_3,
      id_3,
      id_0
  );
  bit id_6;
  logic id_7, id_8 = id_2;
  initial id_6 <= id_8;
endmodule
