\doxysection{srsran\+::ldpc\+\_\+rate\+\_\+matcher Class Reference}
\hypertarget{classsrsran_1_1ldpc__rate__matcher}{}\label{classsrsran_1_1ldpc__rate__matcher}\index{srsran::ldpc\_rate\_matcher@{srsran::ldpc\_rate\_matcher}}


LDPC rate matching (i.\+e., bit selection and bit interleaving) interface.  




{\ttfamily \#include $<$ldpc\+\_\+rate\+\_\+matcher.\+h$>$}

Inheritance diagram for srsran\+::ldpc\+\_\+rate\+\_\+matcher\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classsrsran_1_1ldpc__rate__matcher}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{classsrsran_1_1ldpc__rate__matcher_a42d728105d93ab89bef90d4dc6cfe86d}\label{classsrsran_1_1ldpc__rate__matcher_a42d728105d93ab89bef90d4dc6cfe86d} 
virtual {\bfseries \texorpdfstring{$\sim$}{\string~}ldpc\+\_\+rate\+\_\+matcher} ()=default
\begin{DoxyCompactList}\small\item\em Default virtual destructor. \end{DoxyCompactList}\item 
virtual void \mbox{\hyperlink{classsrsran_1_1ldpc__rate__matcher_a2e3b92adc9e4487458a1aa0939074e1c}{rate\+\_\+match}} (\mbox{\hyperlink{classsrsran_1_1bit__buffer}{bit\+\_\+buffer}} \&output, const \mbox{\hyperlink{classsrsran_1_1bit__buffer}{bit\+\_\+buffer}} \&input, const \mbox{\hyperlink{structsrsran_1_1codeblock__metadata}{codeblock\+\_\+metadata}} \&cfg)=0
\begin{DoxyCompactList}\small\item\em Carries out the rate matching of a codeblock. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
LDPC rate matching (i.\+e., bit selection and bit interleaving) interface. 

\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1ldpc__rate__matcher_a2e3b92adc9e4487458a1aa0939074e1c}\label{classsrsran_1_1ldpc__rate__matcher_a2e3b92adc9e4487458a1aa0939074e1c} 
\index{srsran::ldpc\_rate\_matcher@{srsran::ldpc\_rate\_matcher}!rate\_match@{rate\_match}}
\index{rate\_match@{rate\_match}!srsran::ldpc\_rate\_matcher@{srsran::ldpc\_rate\_matcher}}
\doxysubsubsection{\texorpdfstring{rate\_match()}{rate\_match()}}
{\footnotesize\ttfamily virtual void srsran\+::ldpc\+\_\+rate\+\_\+matcher\+::rate\+\_\+match (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1bit__buffer}{bit\+\_\+buffer}} \&}]{output,  }\item[{const \mbox{\hyperlink{classsrsran_1_1bit__buffer}{bit\+\_\+buffer}} \&}]{input,  }\item[{const \mbox{\hyperlink{structsrsran_1_1codeblock__metadata}{codeblock\+\_\+metadata}} \&}]{cfg }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Carries out the rate matching of a codeblock. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em output} & Rate matched codeblock. \\
\hline
\mbox{\texttt{ in}}  & {\em input} & Original, full codeblock (may contain filler bits). Each {\ttfamily uint8\+\_\+t} entry corresponds to a single bit. \\
\hline
\mbox{\texttt{ in}}  & {\em cfg} & Configuration parameters. \\
\hline
\end{DoxyParams}
\begin{DoxyRemark}{Remarks}
The sizes of {\ttfamily input} and {\ttfamily output} determine the behavior of the rate matching algorithm. 
\end{DoxyRemark}


Implemented in \mbox{\hyperlink{classsrsran_1_1ldpc__rate__matcher__impl_ac51293d0e5d14ba517190121cc862ea0}{srsran\+::ldpc\+\_\+rate\+\_\+matcher\+\_\+impl}}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/phy/upper/channel\+\_\+coding/ldpc/\mbox{\hyperlink{ldpc__rate__matcher_8h}{ldpc\+\_\+rate\+\_\+matcher.\+h}}\end{DoxyCompactItemize}
