Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/alexs/LEHRE/IES/HDL-Lab/hdllab/src/test/syn/hdllab/ipcore_dir/hdllab.cgp.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Customizing IP...
Architecture Wizard completed successfully.
Finished Customizing.
Resolving generic values...
Finished resolving generic values.
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'hdllab'.
Recustomize and Generate (Under Original Project Settings)INFO:sim:172 - Generating IP...
Customizing IP...
Cancelled Customization.
Saved CGP file for project 'hdllab'.
Closed project file.
