FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"UN$1$AD96687$I1$Q2";
2"UN$1$AD96687$I1$Q2$1";
3"GT";
4"UN$1$SS22SDP2$I35$P2";
5"UN$1$SS22SDP2$I35$P1";
6"UN$1$SS22SDP2$I34$P2";
7"UN$1$SS22SDP2$I34$P1";
8"UN$1$SS22SDP2$I34$TA1";
9"UN$1$SS22SDP2$I34$TA2";
10"UN$1$AD96687$I1$Q1";
11"UN$1$AD96687$I1$Q1$1";
12"COMP1_THRESH";
13"UN$1$AD7243$I2$REFIN";
14"GND\G";
15"VCC\G";
16"VCC\G";
17"PULSE2_ANAL";
18"PULSE1_ANAL";
19"GND\G";
20"DATA_RDY";
21"LE";
22"CLK";
23"DATA";
24"VCC\G";
25"DGT";
26"LO*";
27"TRIG1_OUT_P";
28"TRIG1_OUT_N";
29"TRIG2_OUT_P";
30"TRIG2_OUT_N";
31"DGT_GATE";
32"VEE\G";
33"GND\G";
34"COMP2_THRESH";
35"VEE\G";
36"UN$1$AD96687$I1$GND1";
37"UN$1$CSMD0805$I8$B";
38"UN$1$AD7243$I2$VDD";
39"VCC\G";
40"UN$1$CSMD0805$I9$B";
41"VEE\G";
42"UN$1$AD7243$I2$VSS";
%"AD96687"
"1","(-150,2950)","0","misc","I1";
;
CDS_LMAN_SYM_OUTLINE"-125,425,125,-300"
CDS_LIB"misc";
"IN_N2"34;
"IN_N1"12;
"IN_P2"17;
"IN_P1"18;
"LE2* \B"0;
"LE1* \B"0;
"VS+"24;
"VS-"35;
"GND2"36;
"GND1"36;
"LE2"0;
"LE1"0;
"Q2* \B"2;
"Q1* \B"11;
"Q2"1;
"Q1"10;
%"CSMD0805"
"1","(-2375,4200)","0","capacitors","I10";
;
PART_NAME"CSMD0805"
VOLTAGE"25V"
PACKTYPE"0805"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"38;
"A<0>"0;
%"CSMD0805"
"1","(-2400,4125)","0","capacitors","I11";
;
PART_NAME"CSMD0805"
PACKTYPE"0805"
VOLTAGE"25V"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"42;
"A<0>"0;
%"INPORT"
"1","(-3000,4025)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"23;
%"INPORT"
"1","(-3000,3950)","0","standard","I13";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"22;
%"INPORT"
"1","(-3000,3850)","0","standard","I14";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"21;
%"INPORT"
"1","(-3000,3750)","0","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"20;
%"TRIGGER_LOGIC"
"1","(2400,3025)","0","tubii_tk2_lib","I16";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"TRIG2_OUT_N \B"
VHDL_MODE"OUT"30;
"TRIG2_OUT_P"
VHDL_MODE"OUT"29;
"TRIG1_OUT_N \B"
VHDL_MODE"OUT"28;
"TRIG1_OUT_P"
VHDL_MODE"OUT"27;
"GT"
VHDL_MODE"IN"3;
"DGT_GATE"
VHDL_MODE"IN"31;
"LO* \B"
VHDL_MODE"IN"26;
"OVER_THRESH1_P"
VHDL_MODE"IN"10;
"OVER_THRESH1_N \B"
VHDL_MODE"IN"11;
"OVER_THRESH2_P"
VHDL_MODE"IN"1;
"OVER_THRESH2_N \B"
VHDL_MODE"IN"2;
"POSNEG1_P"
VHDL_MODE"IN"7;
"POSNEG1_N \B"
VHDL_MODE"IN"6;
"POSNEG2_P"
VHDL_MODE"IN"5;
"POSNEG2_N \B"
VHDL_MODE"IN"4;
%"INPORT"
"1","(475,2450)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"3;
%"INPORT"
"1","(475,2275)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"MC10H131"
"1","(1525,1600)","0","ecl","I19";
;
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,350,125,-225";
"VEE"32;
"CC"0;
"D2"0;
"D1"0;
"CE2* \B"0;
"CE1* \B"0;
"S2"0;
"S1"25;
"R2"0;
"R1"3;
"Q2* \B"0;
"Q1* \B"0;
"Q2"0;
"Q1"31;
"GND2"33;
"GND1"33;
%"AD7243"
"1","(-1800,3850)","0","misc","I2";
;
CDS_LIB"misc"
ABBREV"AD7243"
TITLE"AD7243"
PART_NAME"AD7243"
CDS_LMAN_SYM_OUTLINE"-300,425,300,-550";
"AGND"14;
"REFIN"13;
"REFOUT"13;
"DGND"14;
"ROFS"13;
"SDIN"23;
"SCLK"22;
"SYNC* \B"21;
"VSS"42;
"VDD"38;
"DCEN"19;
"VOUT"12;
"SDO"0;
"LDAC* \B"20;
"CLR* \B"16;
"BNCP"15;
%"INPORT"
"1","(450,1725)","0","standard","I20";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"CSMD0603"
"1","(1450,2200)","0","capacitors","I21";
;
VALUE"0.1UF"
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"32;
"A<0>"33;
%"OUTPORT"
"1","(4250,3250)","0","standard","I22";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"27;
%"OUTPORT"
"1","(4250,3150)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"28;
%"OUTPORT"
"1","(4250,2800)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"29;
%"OUTPORT"
"1","(4250,2725)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"30;
%"TESTPOINT_L"
"1","(625,3750)","1","misc","I26";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"11;
%"TESTPOINT_L"
"1","(575,3850)","1","misc","I27";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"10;
%"TESTPOINT_L"
"1","(925,3025)","1","misc","I28";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"2;
%"TESTPOINT_L"
"1","(1125,3050)","1","misc","I29";
;
CDS_LIB"misc"
ABBREV"TP"
TITLE"TEST";
"A\NAC \B"1;
%"TESTPOINT_L"
"1","(-1000,4150)","1","misc","I3";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"12;
%"INPORT"
"1","(-950,3100)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"18;
%"INPORT"
"1","(-975,2800)","0","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"17;
%"SS22SDP2"
"1","(1525,3925)","2","misc","I34";
;
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150"
CDS_LIB"misc";
"T_B2"8;
"T_B1"9;
"T_A2"9;
"T_A1"8;
"P1"7;
"P2"6;
%"SS22SDP2"
"1","(1525,3575)","2","misc","I35";
;
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150";
"T_B2"8;
"T_B1"9;
"T_A2"9;
"T_A1"8;
"P1"5;
"P2"4;
%"TESTPOINT_L"
"1","(2275,4000)","0","misc","I36";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"7;
%"TESTPOINT_L"
"1","(2275,3900)","0","misc","I37";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"6;
%"TESTPOINT_L"
"1","(2275,3800)","0","misc","I38";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"5;
%"TESTPOINT_L"
"1","(2275,3700)","0","misc","I39";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"4;
%"TESTPOINT_L"
"1","(-2000,2500)","5","misc","I4";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"37;
%"TESTPOINT_L"
"1","(-2000,2400)","1","misc","I5";
;
CDS_LIB"misc"
TITLE"TEST"
ABBREV"TP";
"A\NAC \B"40;
%"TESTPOINT_L"
"1","(-1900,2450)","4","misc","I6";
;
ABBREV"TP"
TITLE"TEST"
CDS_LIB"misc";
"A\NAC \B"34;
%"TESTPOINT_L"
"1","(-1350,2225)","5","misc","I7";
;
TITLE"TEST"
ABBREV"TP"
CDS_LIB"misc";
"A\NAC \B"34;
%"CSMD0805"
"1","(-2250,2800)","0","capacitors","I8";
;
VOLTAGE"25V"
PACKTYPE"0805"
PART_NAME"CSMD0805"
VALUE"1UF"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"37;
"A<0>"39;
%"CSMD0805"
"1","(-2250,2150)","0","capacitors","I9";
;
PART_NAME"CSMD0805"
PACKTYPE"0805"
VALUE"1UF"
VOLTAGE"25V"
TOL"10%"
CDS_LIB"capacitors"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
POSTOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON";
"B<0>"40;
"A<0>"41;
END.
