<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1197" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1197{left:776px;bottom:68px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t2_1197{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_1197{left:697px;bottom:1141px;letter-spacing:-0.14px;}
#t4_1197{left:144px;bottom:1068px;letter-spacing:0.12px;}
#t5_1197{left:78px;bottom:1045px;letter-spacing:-0.14px;}
#t6_1197{left:316px;bottom:1045px;letter-spacing:-0.2px;}
#t7_1197{left:574px;bottom:1045px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t8_1197{left:89px;bottom:1020px;letter-spacing:-0.13px;}
#t9_1197{left:188px;bottom:1020px;letter-spacing:-0.12px;}
#ta_1197{left:103px;bottom:996px;letter-spacing:-0.16px;}
#tb_1197{left:166px;bottom:996px;letter-spacing:-0.09px;}
#tc_1197{left:247px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.01px;}
#td_1197{left:432px;bottom:996px;letter-spacing:-0.12px;}
#te_1197{left:432px;bottom:979px;letter-spacing:-0.12px;}
#tf_1197{left:432px;bottom:962px;letter-spacing:-0.13px;}
#tg_1197{left:432px;bottom:946px;letter-spacing:-0.12px;}
#th_1197{left:432px;bottom:924px;letter-spacing:-0.13px;}
#ti_1197{left:473px;bottom:924px;letter-spacing:-0.12px;}
#tj_1197{left:166px;bottom:900px;letter-spacing:-0.13px;}
#tk_1197{left:247px;bottom:900px;letter-spacing:-0.13px;}
#tl_1197{left:166px;bottom:875px;letter-spacing:-0.14px;}
#tm_1197{left:247px;bottom:875px;letter-spacing:-0.12px;}
#tn_1197{left:247px;bottom:859px;letter-spacing:-0.12px;}
#to_1197{left:432px;bottom:875px;letter-spacing:-0.11px;}
#tp_1197{left:432px;bottom:859px;letter-spacing:-0.11px;word-spacing:0.01px;}
#tq_1197{left:432px;bottom:842px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tr_1197{left:432px;bottom:825px;letter-spacing:-0.11px;}
#ts_1197{left:432px;bottom:804px;letter-spacing:-0.11px;}
#tt_1197{left:432px;bottom:787px;letter-spacing:-0.11px;}
#tu_1197{left:432px;bottom:770px;letter-spacing:-0.1px;}
#tv_1197{left:432px;bottom:749px;letter-spacing:-0.12px;}
#tw_1197{left:432px;bottom:727px;letter-spacing:-0.11px;}
#tx_1197{left:432px;bottom:710px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#ty_1197{left:432px;bottom:694px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tz_1197{left:103px;bottom:669px;letter-spacing:-0.15px;}
#t10_1197{left:166px;bottom:669px;letter-spacing:-0.15px;}
#t11_1197{left:247px;bottom:669px;letter-spacing:-0.11px;}
#t12_1197{left:247px;bottom:652px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t13_1197{left:432px;bottom:669px;letter-spacing:-0.11px;}
#t14_1197{left:432px;bottom:652px;letter-spacing:-0.11px;}
#t15_1197{left:432px;bottom:635px;letter-spacing:-0.12px;}
#t16_1197{left:432px;bottom:619px;letter-spacing:-0.11px;word-spacing:-0.58px;}
#t17_1197{left:432px;bottom:602px;letter-spacing:-0.1px;}
#t18_1197{left:432px;bottom:580px;letter-spacing:-0.11px;}
#t19_1197{left:432px;bottom:564px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1a_1197{left:432px;bottom:547px;letter-spacing:-0.1px;}
#t1b_1197{left:432px;bottom:525px;letter-spacing:-0.12px;}
#t1c_1197{left:432px;bottom:504px;letter-spacing:-0.11px;}
#t1d_1197{left:432px;bottom:487px;letter-spacing:-0.12px;}
#t1e_1197{left:166px;bottom:463px;letter-spacing:-0.14px;}
#t1f_1197{left:247px;bottom:463px;letter-spacing:-0.11px;}
#t1g_1197{left:247px;bottom:446px;letter-spacing:-0.12px;}
#t1h_1197{left:247px;bottom:429px;letter-spacing:-0.12px;}
#t1i_1197{left:432px;bottom:463px;letter-spacing:-0.11px;}
#t1j_1197{left:432px;bottom:446px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1k_1197{left:549px;bottom:446px;letter-spacing:-0.14px;}
#t1l_1197{left:612px;bottom:446px;letter-spacing:-0.1px;}
#t1m_1197{left:432px;bottom:429px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1n_1197{left:432px;bottom:412px;letter-spacing:-0.12px;word-spacing:-0.13px;}
#t1o_1197{left:587px;bottom:412px;letter-spacing:-0.15px;}
#t1p_1197{left:647px;bottom:412px;letter-spacing:-0.11px;word-spacing:-0.13px;}
#t1q_1197{left:432px;bottom:396px;letter-spacing:-0.1px;}
#t1r_1197{left:432px;bottom:374px;letter-spacing:-0.11px;}
#t1s_1197{left:432px;bottom:357px;letter-spacing:-0.16px;}
#t1t_1197{left:493px;bottom:357px;letter-spacing:-0.11px;}
#t1u_1197{left:432px;bottom:341px;letter-spacing:-0.1px;}
#t1v_1197{left:432px;bottom:319px;letter-spacing:-0.06px;}
#t1w_1197{left:447px;bottom:319px;letter-spacing:-0.16px;}
#t1x_1197{left:508px;bottom:319px;letter-spacing:-0.12px;}
#t1y_1197{left:432px;bottom:298px;letter-spacing:-0.06px;}
#t1z_1197{left:447px;bottom:298px;letter-spacing:-0.16px;}
#t20_1197{left:508px;bottom:298px;letter-spacing:-0.11px;}
#t21_1197{left:432px;bottom:281px;letter-spacing:-0.1px;}
#t22_1197{left:483px;bottom:281px;letter-spacing:-0.16px;}
#t23_1197{left:543px;bottom:281px;letter-spacing:-0.12px;}
#t24_1197{left:103px;bottom:257px;letter-spacing:-0.15px;}
#t25_1197{left:166px;bottom:257px;letter-spacing:-0.14px;}
#t26_1197{left:247px;bottom:257px;letter-spacing:-0.13px;}
#t27_1197{left:103px;bottom:232px;letter-spacing:-0.15px;}
#t28_1197{left:166px;bottom:232px;letter-spacing:-0.14px;}
#t29_1197{left:247px;bottom:232px;letter-spacing:-0.13px;}

.s1_1197{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1197{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1197{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_1197{font-size:14px;font-family:NeoSansIntelMedium_1uk0;color:#000;}
.s5_1197{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
.s6_1197{font-size:14px;font-family:Verdana_3e8;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1197" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1197Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1197" style="-webkit-user-select: none;"><object width="935" height="1210" data="1197/1197.svg" type="image/svg+xml" id="pdf1197" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1197" class="t s1_1197">Vol. 3C </span><span id="t2_1197" class="t s1_1197">33-29 </span>
<span id="t3_1197" class="t s2_1197">INTELÂ® PROCESSOR TRACE </span>
<span id="t4_1197" class="t s3_1197">Table 33-12. CPUID Leaf 14H, sub-leaf 1H Enumeration of Intel Processor Trace Capabilities </span>
<span id="t5_1197" class="t s4_1197">CPUID.(EAX=14H,ECX=1) </span><span id="t6_1197" class="t s4_1197">Name </span><span id="t7_1197" class="t s4_1197">Description Behavior </span>
<span id="t8_1197" class="t s4_1197">Register </span><span id="t9_1197" class="t s4_1197">Bits </span>
<span id="ta_1197" class="t s5_1197">EAX </span><span id="tb_1197" class="t s5_1197">2:0 </span><span id="tc_1197" class="t s5_1197">Number of Address Ranges </span><span id="td_1197" class="t s5_1197">A non-zero value specifies the number ADDRn_CFG field supported in </span>
<span id="te_1197" class="t s5_1197">IA32_RTIT_CTL and the number of register pair </span>
<span id="tf_1197" class="t s5_1197">IA32_RTIT_ADDRn_A/IA32_RTIT_ADDRn_B supported for IP filtering </span>
<span id="tg_1197" class="t s5_1197">and IP TraceStop. </span>
<span id="th_1197" class="t s4_1197">NOTE: </span><span id="ti_1197" class="t s5_1197">Currently, no processors support more than 4 address ranges. </span>
<span id="tj_1197" class="t s5_1197">15:3 </span><span id="tk_1197" class="t s5_1197">Reserved </span>
<span id="tl_1197" class="t s5_1197">31:16 </span><span id="tm_1197" class="t s5_1197">Bitmap of supported MTC </span>
<span id="tn_1197" class="t s5_1197">Period Encodings </span>
<span id="to_1197" class="t s5_1197">The non-zero bits indicate the map of supported encoding values for </span>
<span id="tp_1197" class="t s5_1197">the IA32_RTIT_CTL.MTCFreq field. This applies only if </span>
<span id="tq_1197" class="t s5_1197">CPUID.(EAX=14H, ECX=0):EBX[bit 3] = 1 (MTC Packet generation is </span>
<span id="tr_1197" class="t s5_1197">supported), otherwise the MTCFreq field is reserved to 0. </span>
<span id="ts_1197" class="t s5_1197">Each bit position in this field represents 1 encoding value in the 4-bit </span>
<span id="tt_1197" class="t s5_1197">MTCFreq field (ie, bit 0 is associated with encoding value 0). For each </span>
<span id="tu_1197" class="t s5_1197">bit: </span>
<span id="tv_1197" class="t s5_1197">1: MTCFreq can be assigned the associated encoding value. </span>
<span id="tw_1197" class="t s5_1197">0: MTCFreq cannot be assigned to the associated encoding value. A </span>
<span id="tx_1197" class="t s5_1197">write to IA32_RTIT_CTLMTCFreq with unsupported encoding will cause </span>
<span id="ty_1197" class="t s5_1197">#GP fault. </span>
<span id="tz_1197" class="t s5_1197">EBX </span><span id="t10_1197" class="t s5_1197">15:0 </span><span id="t11_1197" class="t s5_1197">Bitmap of supported Cycle </span>
<span id="t12_1197" class="t s5_1197">Threshold values </span>
<span id="t13_1197" class="t s5_1197">The non-zero bits indicate the map of supported encoding values for </span>
<span id="t14_1197" class="t s5_1197">the IA32_RTIT_CTL.CycThresh field. This applies only if </span>
<span id="t15_1197" class="t s5_1197">CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 1 (Cycle-Accurate Mode is </span>
<span id="t16_1197" class="t s5_1197">Supported), otherwise the CycThresh field is reserved to 0. See Section </span>
<span id="t17_1197" class="t s5_1197">33.2.8. </span>
<span id="t18_1197" class="t s5_1197">Each bit position in this field represents 1 encoding value in the 4-bit </span>
<span id="t19_1197" class="t s5_1197">CycThresh field (ie, bit 0 is associated with encoding value 0). For each </span>
<span id="t1a_1197" class="t s5_1197">bit: </span>
<span id="t1b_1197" class="t s5_1197">1: CycThresh can be assigned the associated encoding value. </span>
<span id="t1c_1197" class="t s5_1197">0: CycThresh cannot be assigned to the associated encoding value. A </span>
<span id="t1d_1197" class="t s5_1197">write to CycThresh with unsupported encoding will cause #GP fault. </span>
<span id="t1e_1197" class="t s5_1197">31:16 </span><span id="t1f_1197" class="t s5_1197">Bitmap of supported </span>
<span id="t1g_1197" class="t s5_1197">Configurable PSB Frequency </span>
<span id="t1h_1197" class="t s5_1197">encoding </span>
<span id="t1i_1197" class="t s5_1197">The non-zero bits indicate the map of supported encoding values for </span>
<span id="t1j_1197" class="t s5_1197">the IA32_RTIT_CTL.</span><span id="t1k_1197" class="t s6_1197">PSBFreq </span><span id="t1l_1197" class="t s5_1197">field. This applies only if </span>
<span id="t1m_1197" class="t s5_1197">CPUID.(EAX=14H, ECX=0):EBX[bit 1] = 1 (Configurable PSB is </span>
<span id="t1n_1197" class="t s5_1197">supported), otherwise the </span><span id="t1o_1197" class="t s6_1197">PSBFreq </span><span id="t1p_1197" class="t s5_1197">field is reserved to 0. See Section </span>
<span id="t1q_1197" class="t s5_1197">33.2.8. </span>
<span id="t1r_1197" class="t s5_1197">Each bit position in this field represents 1 encoding value in the 4-bit </span>
<span id="t1s_1197" class="t s6_1197">PSBFreq </span><span id="t1t_1197" class="t s5_1197">field (ie, bit 0 is associated with encoding value 0). For each </span>
<span id="t1u_1197" class="t s5_1197">bit: </span>
<span id="t1v_1197" class="t s5_1197">1: </span><span id="t1w_1197" class="t s6_1197">PSBFreq </span><span id="t1x_1197" class="t s5_1197">can be assigned the associated encoding value. </span>
<span id="t1y_1197" class="t s5_1197">0: </span><span id="t1z_1197" class="t s6_1197">PSBFreq </span><span id="t20_1197" class="t s5_1197">cannot be assigned to the associated encoding value. A </span>
<span id="t21_1197" class="t s5_1197">write to </span><span id="t22_1197" class="t s6_1197">PSBFreq </span><span id="t23_1197" class="t s5_1197">with unsupported encoding will cause #GP fault. </span>
<span id="t24_1197" class="t s5_1197">ECX </span><span id="t25_1197" class="t s5_1197">31:0 </span><span id="t26_1197" class="t s5_1197">Reserved </span>
<span id="t27_1197" class="t s5_1197">EDX </span><span id="t28_1197" class="t s5_1197">31:0 </span><span id="t29_1197" class="t s5_1197">Reserved </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
