<sld_project_info>
  <project>
    <hash md5_digest_80b="28bd4af6c51d31dae1a2"/>
  </project>
  <file_info>
    <file device="5CSEMA5F31C6" path="CPEN391_Project.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="6" ir_width="5" node_addr_width="3" node_count="7"/>
  <node_info>
    <node hpath="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="0" mfg_id="110" node_id="132" sld_node_info="0xC206E00" version="1">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="132"/>
        <parameter name="sld_version" type="dec" value="1"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="203451904"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|tdo"/>
        <port name="usr_ir_out[0]" source="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_fpga_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[2]"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.u0_jtag_to_fpga_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" instance_id="1" mfg_id="110" node_id="132" sld_node_info="0xC206E01" version="1">
      <parameters>
        <parameter name="sld_mfg_id" type="dec" value="110"/>
        <parameter name="sld_type_id" type="dec" value="132"/>
        <parameter name="sld_version" type="dec" value="1"/>
        <parameter name="sld_instance_index" type="dec" value="0"/>
        <parameter name="sld_auto_instance_index" type="string" value="YES"/>
        <parameter name="sld_ir_width" type="dec" value="3"/>
        <parameter name="SLD_NODE_INFO" type="dec" value="203451904"/>
      </parameters>
      <inputs>
        <port name="usr_tdo" source="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|tdo"/>
        <port name="usr_ir_out[0]" source="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[0]"/>
        <port name="usr_ir_out[1]" source="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[1]"/>
        <port name="usr_ir_out[2]" source="CPEN391_Computer:u0|CPEN391_Computer_JTAG_To_FPGA_Bridge:jtag_to_hps_bridge|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|ir_out[2]"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tck"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_raw_tms"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdi"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_tlr"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_rti"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdrs"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cdr"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sdr"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pdr"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2dr"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_udr"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sirs"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_cir"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_sir"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e1ir"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_pir"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_e2ir"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_jtag_state_uir"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_usr1"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_clr"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ena"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_0_"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_1_"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_" source="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_in_2_"/>
      </inputs>
      <outputs>
        <port name="usr_tck"/>
        <port name="usr_tdi"/>
        <port name="usr_ir_in[0]"/>
        <port name="usr_ir_in[1]"/>
        <port name="usr_ir_in[2]"/>
        <port name="usr_virtual_state_cdr"/>
        <port name="usr_virtual_state_sdr"/>
        <port name="usr_virtual_state_e1dr"/>
        <port name="usr_virtual_state_pdr"/>
        <port name="usr_virtual_state_e2dr"/>
        <port name="usr_virtual_state_udr"/>
        <port name="usr_virtual_state_cir"/>
        <port name="usr_virtual_state_uir"/>
        <port name="usr_tms"/>
        <port name="usr_jtag_state_tlr"/>
        <port name="usr_jtag_state_rti"/>
        <port name="usr_jtag_state_sdrs"/>
        <port name="usr_jtag_state_cdr"/>
        <port name="usr_jtag_state_sdr"/>
        <port name="usr_jtag_state_e1dr"/>
        <port name="usr_jtag_state_pdr"/>
        <port name="usr_jtag_state_e2dr"/>
        <port name="usr_jtag_state_udr"/>
        <port name="usr_jtag_state_sirs"/>
        <port name="usr_jtag_state_cir"/>
        <port name="usr_jtag_state_sir"/>
        <port name="usr_jtag_state_e1ir"/>
        <port name="usr_jtag_state_pir"/>
        <port name="usr_jtag_state_e2ir"/>
        <port name="usr_jtag_state_uir"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_tdo"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_0_"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_1_"/>
        <port name="jtag.bp.u0_jtag_to_hps_bridge_jtag_phy_embedded_in_jtag_master_node_sld_virtual_jtag_component_sld_virtual_jtag_impl_inst_ir_out_2_"/>
      </outputs>
    </node>
    <node hpath="CPEN391_Computer:u0|render:renderer_0|frame:frame_buffer|altsyncram:altsyncram_component|altsyncram_24q1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x8186E00" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="6"/>
        <parameter name="numwords" type="unknown" value="76800"/>
        <parameter name="widthad" type="unknown" value="17"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1174405120"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="CPEN391_Computer:u0|render:renderer_0|frame:frame_buffer|altsyncram:altsyncram_component|altsyncram_24q1:auto_generated|altsyncram_gog2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="CPEN391_Computer:u0|render:renderer_0|frame:frame_buffer|altsyncram:altsyncram_component|altsyncram_24q1:auto_generated|altsyncram_gog2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="CPEN391_Computer:u0|render:renderer_0|frame:frame_buffer|altsyncram:altsyncram_component|altsyncram_24q1:auto_generated|altsyncram_gog2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="CPEN391_Computer:u0|render:renderer_0|frame:frame_buffer|altsyncram:altsyncram_component|altsyncram_24q1:auto_generated|altsyncram_gog2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="CPEN391_Computer:u0|render:renderer_0|frame:frame_buffer|altsyncram:altsyncram_component|altsyncram_24q1:auto_generated|altsyncram_gog2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="CPEN391_Computer:u0|render:renderer_0|frame:frame_buffer|altsyncram:altsyncram_component|altsyncram_24q1:auto_generated|altsyncram_gog2:altsyncram1|q_b[5]"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="address[12]"/>
        <port name="address[13]"/>
        <port name="address[14]"/>
        <port name="address[15]"/>
        <port name="address[16]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.u0_renderer_0_frame_buffer_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="CPEN391_Computer:u0|render:renderer_0|pipes:pipe_tex|altsyncram:altsyncram_component|altsyncram_0rk1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x8186E01" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="7"/>
        <parameter name="numwords" type="unknown" value="5760"/>
        <parameter name="widthad" type="unknown" value="13"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1346981957"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="CPEN391_Computer:u0|render:renderer_0|pipes:pipe_tex|altsyncram:altsyncram_component|altsyncram_0rk1:auto_generated|altsyncram_uam2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="CPEN391_Computer:u0|render:renderer_0|pipes:pipe_tex|altsyncram:altsyncram_component|altsyncram_0rk1:auto_generated|altsyncram_uam2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="CPEN391_Computer:u0|render:renderer_0|pipes:pipe_tex|altsyncram:altsyncram_component|altsyncram_0rk1:auto_generated|altsyncram_uam2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="CPEN391_Computer:u0|render:renderer_0|pipes:pipe_tex|altsyncram:altsyncram_component|altsyncram_0rk1:auto_generated|altsyncram_uam2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="CPEN391_Computer:u0|render:renderer_0|pipes:pipe_tex|altsyncram:altsyncram_component|altsyncram_0rk1:auto_generated|altsyncram_uam2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="CPEN391_Computer:u0|render:renderer_0|pipes:pipe_tex|altsyncram:altsyncram_component|altsyncram_0rk1:auto_generated|altsyncram_uam2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="CPEN391_Computer:u0|render:renderer_0|pipes:pipe_tex|altsyncram:altsyncram_component|altsyncram_0rk1:auto_generated|altsyncram_uam2:altsyncram1|q_b[6]"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="address[12]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.u0_renderer_0_pipe_tex_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="CPEN391_Computer:u0|render:renderer_0|birds:bird_tex|altsyncram:altsyncram_component|altsyncram_jok1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x8186E02" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="7"/>
        <parameter name="numwords" type="unknown" value="864"/>
        <parameter name="widthad" type="unknown" value="10"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1112101444"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="CPEN391_Computer:u0|render:renderer_0|birds:bird_tex|altsyncram:altsyncram_component|altsyncram_jok1:auto_generated|altsyncram_b7m2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="CPEN391_Computer:u0|render:renderer_0|birds:bird_tex|altsyncram:altsyncram_component|altsyncram_jok1:auto_generated|altsyncram_b7m2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="CPEN391_Computer:u0|render:renderer_0|birds:bird_tex|altsyncram:altsyncram_component|altsyncram_jok1:auto_generated|altsyncram_b7m2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="CPEN391_Computer:u0|render:renderer_0|birds:bird_tex|altsyncram:altsyncram_component|altsyncram_jok1:auto_generated|altsyncram_b7m2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="CPEN391_Computer:u0|render:renderer_0|birds:bird_tex|altsyncram:altsyncram_component|altsyncram_jok1:auto_generated|altsyncram_b7m2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="CPEN391_Computer:u0|render:renderer_0|birds:bird_tex|altsyncram:altsyncram_component|altsyncram_jok1:auto_generated|altsyncram_b7m2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="CPEN391_Computer:u0|render:renderer_0|birds:bird_tex|altsyncram:altsyncram_component|altsyncram_jok1:auto_generated|altsyncram_b7m2:altsyncram1|q_b[6]"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.u0_renderer_0_bird_tex_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="CPEN391_Computer:u0|render:renderer_0|chars:char_tex|altsyncram:altsyncram_component|altsyncram_0qk1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="3" mfg_id="110" node_id="3" sld_node_info="0x8186E03" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="7"/>
        <parameter name="numwords" type="unknown" value="5760"/>
        <parameter name="widthad" type="unknown" value="13"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1128808786"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="CPEN391_Computer:u0|render:renderer_0|chars:char_tex|altsyncram:altsyncram_component|altsyncram_0qk1:auto_generated|altsyncram_eam2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="CPEN391_Computer:u0|render:renderer_0|chars:char_tex|altsyncram:altsyncram_component|altsyncram_0qk1:auto_generated|altsyncram_eam2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="CPEN391_Computer:u0|render:renderer_0|chars:char_tex|altsyncram:altsyncram_component|altsyncram_0qk1:auto_generated|altsyncram_eam2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="CPEN391_Computer:u0|render:renderer_0|chars:char_tex|altsyncram:altsyncram_component|altsyncram_0qk1:auto_generated|altsyncram_eam2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="CPEN391_Computer:u0|render:renderer_0|chars:char_tex|altsyncram:altsyncram_component|altsyncram_0qk1:auto_generated|altsyncram_eam2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="CPEN391_Computer:u0|render:renderer_0|chars:char_tex|altsyncram:altsyncram_component|altsyncram_0qk1:auto_generated|altsyncram_eam2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="CPEN391_Computer:u0|render:renderer_0|chars:char_tex|altsyncram:altsyncram_component|altsyncram_0qk1:auto_generated|altsyncram_eam2:altsyncram1|q_b[6]"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="address[12]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.u0_renderer_0_char_tex_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
    <node hpath="CPEN391_Computer:u0|render:renderer_0|custom:custom_tex|altsyncram:altsyncram_component|altsyncram_ctk1:auto_generated|sld_mod_ram_rom:mgl_prim2" instance_id="4" mfg_id="110" node_id="3" sld_node_info="0x8186E04" version="1">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="135818752"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="7"/>
        <parameter name="numwords" type="unknown" value="11588"/>
        <parameter name="widthad" type="unknown" value="14"/>
        <parameter name="shift_count_bits" type="unknown" value="3"/>
        <parameter name="cvalue" type="unknown" value="0000000"/>
        <parameter name="is_data_in_ram" type="unknown" value="1"/>
        <parameter name="is_readable" type="unknown" value="1"/>
        <parameter name="node_name" type="unknown" value="1129578496"/>
      </parameters>
      <inputs>
        <port name="data_read[0]" source="CPEN391_Computer:u0|render:renderer_0|custom:custom_tex|altsyncram:altsyncram_component|altsyncram_ctk1:auto_generated|altsyncram_nlm2:altsyncram1|q_b[0]"/>
        <port name="data_read[1]" source="CPEN391_Computer:u0|render:renderer_0|custom:custom_tex|altsyncram:altsyncram_component|altsyncram_ctk1:auto_generated|altsyncram_nlm2:altsyncram1|q_b[1]"/>
        <port name="data_read[2]" source="CPEN391_Computer:u0|render:renderer_0|custom:custom_tex|altsyncram:altsyncram_component|altsyncram_ctk1:auto_generated|altsyncram_nlm2:altsyncram1|q_b[2]"/>
        <port name="data_read[3]" source="CPEN391_Computer:u0|render:renderer_0|custom:custom_tex|altsyncram:altsyncram_component|altsyncram_ctk1:auto_generated|altsyncram_nlm2:altsyncram1|q_b[3]"/>
        <port name="data_read[4]" source="CPEN391_Computer:u0|render:renderer_0|custom:custom_tex|altsyncram:altsyncram_component|altsyncram_ctk1:auto_generated|altsyncram_nlm2:altsyncram1|q_b[4]"/>
        <port name="data_read[5]" source="CPEN391_Computer:u0|render:renderer_0|custom:custom_tex|altsyncram:altsyncram_component|altsyncram_ctk1:auto_generated|altsyncram_nlm2:altsyncram1|q_b[5]"/>
        <port name="data_read[6]" source="CPEN391_Computer:u0|render:renderer_0|custom:custom_tex|altsyncram:altsyncram_component|altsyncram_ctk1:auto_generated|altsyncram_nlm2:altsyncram1|q_b[6]"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_raw_tck" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_raw_tck"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_tdi" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_tdi"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_usr1" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_usr1"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_cdr"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_sdr"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_e1dr"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_udr"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_jtag_state_uir"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_clr" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_clr"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ena" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ena"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_0_"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_1_"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_2_"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_3_"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_" source="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_in_4_"/>
      </inputs>
      <outputs>
        <port name="tck_usr"/>
        <port name="address[0]"/>
        <port name="address[1]"/>
        <port name="address[2]"/>
        <port name="address[3]"/>
        <port name="address[4]"/>
        <port name="address[5]"/>
        <port name="address[6]"/>
        <port name="address[7]"/>
        <port name="address[8]"/>
        <port name="address[9]"/>
        <port name="address[10]"/>
        <port name="address[11]"/>
        <port name="address[12]"/>
        <port name="address[13]"/>
        <port name="enable_write"/>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_0_"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_1_"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_2_"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_3_"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_ir_out_4_"/>
        <port name="jtag.bp.u0_renderer_0_custom_tex_altsyncram_component_auto_generated_mgl_prim2_tdo"/>
      </outputs>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_0|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" library="work" name="ep">
      <assignment_values/>
      <parameters>
        <assignment name="SLD_NODE_INFO" type="dec" value="0"/>
        <assignment name="sld_endpoint_type" type="dec" value="0"/>
        <assignment name="send_width" type="dec" value="3"/>
        <assignment name="receive_width" type="dec" value="24"/>
        <assignment name="num_clocks" type="dec" value="0"/>
        <assignment name="settings" type="string" value="{fabric sld dir agent mfr_code 110 type_code 128 version 1 instance -1 ir_width 1 prefer_host { } psig f63706bb}"/>
        <assignment name=" constraint(settings)" type="string" value="1 to 112"/>
        <assignment name=" constraint(send)" type="string" value="2 downto 0"/>
        <assignment name=" constraint(receive)" type="string" value="23 downto 0"/>
      </parameters>
    </sld_info>
    <sld_info hpath="CPEN391_Computer:u0|CPEN391_Computer_JTAG_UART_for_ARM_0:jtag_uart_for_arm_1|alt_jtag_atlantic:CPEN391_Computer_JTAG_UART_for_ARM_0_alt_jtag_atlantic|altera_sld_agent_endpoint:inst|altera_fabric_endpoint:ep" library="work" name="ep">
      <assignment_values/>
      <parameters>
        <assignment name="SLD_NODE_INFO" type="dec" value="0"/>
        <assignment name="sld_endpoint_type" type="dec" value="0"/>
        <assignment name="send_width" type="dec" value="3"/>
        <assignment name="receive_width" type="dec" value="24"/>
        <assignment name="num_clocks" type="dec" value="0"/>
        <assignment name="settings" type="string" value="{fabric sld dir agent mfr_code 110 type_code 128 version 1 instance -1 ir_width 1 prefer_host { } psig f63706bb}"/>
        <assignment name=" constraint(settings)" type="string" value="1 to 112"/>
        <assignment name=" constraint(send)" type="string" value="2 downto 0"/>
        <assignment name=" constraint(receive)" type="string" value="23 downto 0"/>
      </parameters>
    </sld_info>
    <sld_info hpath="CPEN391_Computer:u0" name="u0">
      <assignment_values>
        <assignment_value text="QSYS_NAME CPEN391_Computer HAS_SOPCINFO 1 GENERATION_ID 1617250358"/>
      </assignment_values>
      <parameters/>
    </sld_info>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
