Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Jul 25 23:51:33 2024
| Host         : DESKTOP-IOGF5IK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ComputeModule_control_sets_placed.rpt
| Design       : ComputeModule
| Device       : xc7s25
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    10 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             253 |           87 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             130 |           25 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+--------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|           Clock Signal           |                                           Enable Signal                                          | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------------------------+--------------------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  your_instance_name/inst/clk_out | dout_tdata[12]_i_1_n_0                                                                           |                  |               10 |             13 |
|  your_instance_name/inst/clk_out |                                                                                                  |                  |               10 |             15 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_b_tdata[55]_i_1_n_0 |                  |               21 |             56 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/p_16_in                                   |                  |               11 |             56 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/gen_has_z_tready.reg1_a_tdata[63]_i_1_n_0 |                  |               21 |             64 |
|  your_instance_name/inst/clk_out | divider_ip_instance/U0/i_synth/i_has_input_skid.i_2to1/p_30_in                                   |                  |               24 |             64 |
|  your_instance_name/inst/clk_out | p                                                                                                | reset_IBUF       |               25 |            130 |
+----------------------------------+--------------------------------------------------------------------------------------------------+------------------+------------------+----------------+


