{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1638213497611 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1638213497612 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "spi EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"spi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1638213497626 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638213497719 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1638213497719 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1638213497844 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1638213497850 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638213497925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638213497925 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1638213497925 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1638213497925 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638213497931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638213497931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638213497931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638213497931 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/zigal0/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1638213497931 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1638213497931 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1638213497933 ""}
{ "Info" "ISTA_SDC_FOUND" "SDC1.sdc " "Reading SDC File: 'SDC1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1638213498392 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 3 sclk register " "Ignored filter at SDC1.sdc(3): sclk could not be matched with a register" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638213498395 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 3 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(3): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 2097152 -source \[get_ports CLK\] -name sclk \[get_registers sclk\] " "create_generated_clock -divide_by 2097152 -source \[get_ports CLK\] -name sclk \[get_registers sclk\]" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638213498396 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 3 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498396 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 sclk port " "Ignored filter at SDC1.sdc(4): sclk could not be matched with a port" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638213498397 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 4 counter_clk register " "Ignored filter at SDC1.sdc(4): counter_clk could not be matched with a register" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638213498397 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 4 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 16 -source \[get_ports sclk\] -name counter_clk \[get_registers counter_clk\]  " "create_generated_clock -divide_by 16 -source \[get_ports sclk\] -name counter_clk \[get_registers counter_clk\] " {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638213498397 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 4 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498397 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 4 Argument -source is an empty collection " "Ignored create_generated_clock at SDC1.sdc(4): Argument -source is an empty collection" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498398 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "SDC1.sdc 5 display_clk register " "Ignored filter at SDC1.sdc(5): display_clk could not be matched with a register" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1638213498398 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock SDC1.sdc 5 Argument <targets> is an empty collection " "Ignored create_generated_clock at SDC1.sdc(5): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock -divide_by 4096 -source \[get_ports CLK\] -name display_clk \[get_registers display_clk\] " "create_generated_clock -divide_by 4096 -source \[get_ports CLK\] -name display_clk \[get_registers display_clk\]" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638213498398 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 5 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498398 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 12 Collection filter Argument -rise_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC1.sdc(12): Collection filter Argument -rise_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_ports \{CLK\}\] -rise_to \[get_ports \{CLK\}\] 0.020 " "set_clock_uncertainty -rise_from \[get_ports \{CLK\}\] -rise_to \[get_ports \{CLK\}\] 0.020" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638213498399 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 12 Collection filter Argument -rise_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC1.sdc(12): Collection filter Argument -rise_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498399 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 13 Collection filter Argument -rise_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC1.sdc(13): Collection filter Argument -rise_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -rise_from \[get_ports \{CLK\}\] -fall_to \[get_ports \{CLK\}\] 0.020 " "set_clock_uncertainty -rise_from \[get_ports \{CLK\}\] -fall_to \[get_ports \{CLK\}\] 0.020" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638213498400 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 13 Collection filter Argument -fall_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC1.sdc(13): Collection filter Argument -fall_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 14 Collection filter Argument -fall_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC1.sdc(14): Collection filter Argument -fall_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_ports \{CLK\}\] -rise_to \[get_ports \{CLK\}\] 0.020 " "set_clock_uncertainty -fall_from \[get_ports \{CLK\}\] -rise_to \[get_ports \{CLK\}\] 0.020" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638213498400 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 14 Collection filter Argument -rise_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC1.sdc(14): Collection filter Argument -rise_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498400 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 15 Collection filter Argument -fall_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC1.sdc(15): Collection filter Argument -fall_from with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." { { "Info" "ISTA_SDC_COMMAND" "set_clock_uncertainty -fall_from \[get_ports \{CLK\}\] -fall_to \[get_ports \{CLK\}\] 0.020 " "set_clock_uncertainty -fall_from \[get_ports \{CLK\}\] -fall_to \[get_ports \{CLK\}\] 0.020" {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1638213498401 ""}  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498401 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_uncertainty SDC1.sdc 15 Collection filter Argument -fall_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port. " "Ignored set_clock_uncertainty at SDC1.sdc(15): Collection filter Argument -fall_to with value \[get_ports \{CLK\}\] requires type ( clk ), but found type port." {  } { { "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/SDC1.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1638213498401 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt\[0\] " "Node: cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_master:master\|cnt\[1\] cnt\[0\] " "Register spi_master:master\|cnt\[1\] is being clocked by cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638213498404 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1638213498404 "|top|cnt[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt1\[0\] " "Node: cnt1\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register spi_master:master\|i\[3\] cnt1\[0\] " "Register spi_master:master\|i\[3\] is being clocked by cnt1\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638213498404 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1638213498404 "|top|cnt1[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "hex_display:hex_display\|cnt\[0\] " "Node: hex_display:hex_display\|cnt\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register hex_display:hex_display\|i\[0\] hex_display:hex_display\|cnt\[0\] " "Register hex_display:hex_display\|i\[0\] is being clocked by hex_display:hex_display\|cnt\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1638213498404 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1638213498404 "|top|hex_display:hex_display|cnt[0]"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "CLK (Rise) CLK (Rise) setup and hold " "From CLK (Rise) to CLK (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1638213498406 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1638213498406 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1638213498407 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638213498407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638213498407 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.800          CLK " "  20.800          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1638213498407 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1638213498407 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLK~input (placed in PIN 24 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[0\] " "Destination node hex_display:hex_display\|cnt\[0\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[1\] " "Destination node hex_display:hex_display\|cnt\[1\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[2\] " "Destination node hex_display:hex_display\|cnt\[2\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[3\] " "Destination node hex_display:hex_display\|cnt\[3\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[4\] " "Destination node hex_display:hex_display\|cnt\[4\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[5\] " "Destination node hex_display:hex_display\|cnt\[5\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[6\] " "Destination node hex_display:hex_display\|cnt\[6\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[7\] " "Destination node hex_display:hex_display\|cnt\[7\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[8\] " "Destination node hex_display:hex_display\|cnt\[8\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "hex_display:hex_display\|cnt\[9\] " "Destination node hex_display:hex_display\|cnt\[9\]" {  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 18 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1638213498482 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1638213498482 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1638213498482 ""}  } { { "top.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638213498482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr1  " "Automatically promoted node WideOr1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638213498483 ""}  } { { "top.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/top.v" 20 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 151 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638213498483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "WideOr0  " "Automatically promoted node WideOr0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638213498483 ""}  } { { "top.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/top.v" 19 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 150 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638213498483 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex_display:hex_display\|WideOr0  " "Automatically promoted node hex_display:hex_display\|WideOr0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1638213498483 ""}  } { { "hex_display.v" "" { Text "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/hex_display.v" 15 -1 0 } } { "temporary_test_loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1638213498483 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1638213498676 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638213498677 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1638213498683 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638213498685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1638213498686 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1638213498687 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1638213498687 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1638213498688 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1638213498688 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1638213498689 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1638213498689 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638213498706 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1638213498711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1638213499218 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638213499315 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1638213499329 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1638213499783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638213499783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1638213500043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "/home/zigal0/FPGA/DREC-fpga/Homework/Task#3/spi/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1638213500902 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1638213500902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1638213501183 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1638213501183 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1638213501183 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638213501186 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.62 " "Total time spent on timing analysis during the Fitter is 0.62 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1638213501302 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638213501310 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638213501515 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1638213501515 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1638213501727 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1638213502349 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1488 " "Peak virtual memory: 1488 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638213502922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 29 22:18:22 2021 " "Processing ended: Mon Nov 29 22:18:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638213502922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638213502922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638213502922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1638213502922 ""}
