vendor_name = ModelSim
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/controle_beq.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/Tabela_de_controle.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst2.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData.cmp
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData_inst.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.cmp
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst_inst.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/mux32to1.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/dec5p1.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/array32.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/reg.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/addSub.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/mux2to1.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/PC.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/regBank.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/signalExtensor.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/controller.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/flipflop.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/ULA.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/opULA.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/MIPS.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.mif
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.qip
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData.mif
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData.qip
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memData.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/memInst.hex
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/shifter.vhd
source_file = 1, MIPS.hex
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/mux4to1.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/comparador.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/geradordesinais.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/flipflop1b.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/mux2to11bit.vhd
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/gerador_sinais_simples.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/lucas/altera/15.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/lucas/Downloads/Mips fisico/MIPS/db/altsyncram_9fj1.tdf
design_name = MIPS
instance = comp, \outs[0]~output\, outs[0]~output, MIPS, 1
instance = comp, \outs[1]~output\, outs[1]~output, MIPS, 1
instance = comp, \outs[2]~output\, outs[2]~output, MIPS, 1
instance = comp, \outs[3]~output\, outs[3]~output, MIPS, 1
instance = comp, \outs[4]~output\, outs[4]~output, MIPS, 1
instance = comp, \outs[5]~output\, outs[5]~output, MIPS, 1
instance = comp, \outs[6]~output\, outs[6]~output, MIPS, 1
instance = comp, \outs[7]~output\, outs[7]~output, MIPS, 1
instance = comp, \outs[8]~output\, outs[8]~output, MIPS, 1
instance = comp, \outs[9]~output\, outs[9]~output, MIPS, 1
instance = comp, \outs[10]~output\, outs[10]~output, MIPS, 1
instance = comp, \outs[11]~output\, outs[11]~output, MIPS, 1
instance = comp, \outs[12]~output\, outs[12]~output, MIPS, 1
instance = comp, \outs[13]~output\, outs[13]~output, MIPS, 1
instance = comp, \outs[14]~output\, outs[14]~output, MIPS, 1
instance = comp, \outs[15]~output\, outs[15]~output, MIPS, 1
instance = comp, \outs[16]~output\, outs[16]~output, MIPS, 1
instance = comp, \outs[17]~output\, outs[17]~output, MIPS, 1
instance = comp, \outs[18]~output\, outs[18]~output, MIPS, 1
instance = comp, \outs[19]~output\, outs[19]~output, MIPS, 1
instance = comp, \outs[20]~output\, outs[20]~output, MIPS, 1
instance = comp, \outs[21]~output\, outs[21]~output, MIPS, 1
instance = comp, \outs[22]~output\, outs[22]~output, MIPS, 1
instance = comp, \outs[23]~output\, outs[23]~output, MIPS, 1
instance = comp, \outs[24]~output\, outs[24]~output, MIPS, 1
instance = comp, \outs[25]~output\, outs[25]~output, MIPS, 1
instance = comp, \outs[26]~output\, outs[26]~output, MIPS, 1
instance = comp, \outs[27]~output\, outs[27]~output, MIPS, 1
instance = comp, \outs[28]~output\, outs[28]~output, MIPS, 1
instance = comp, \outs[29]~output\, outs[29]~output, MIPS, 1
instance = comp, \outs[30]~output\, outs[30]~output, MIPS, 1
instance = comp, \outs[31]~output\, outs[31]~output, MIPS, 1
instance = comp, \clk~input\, clk~input, MIPS, 1
instance = comp, \clk~inputCLKENA0\, clk~inputCLKENA0, MIPS, 1
instance = comp, \rst~input\, rst~input, MIPS, 1
instance = comp, \rst~inputCLKENA0\, rst~inputCLKENA0, MIPS, 1
instance = comp, \PIPE2|Temp[10]\, PIPE2|Temp[10], MIPS, 1
instance = comp, \PCP4|Add0~13\, PCP4|Add0~13, MIPS, 1
instance = comp, \PIPE1|Temp[34]\, PIPE1|Temp[34], MIPS, 1
instance = comp, \PIPE2|Temp[108]\, PIPE2|Temp[108], MIPS, 1
instance = comp, \inPC|Add0~13\, inPC|Add0~13, MIPS, 1
instance = comp, \PIPE3|Temp[72]~feeder\, PIPE3|Temp[72]~feeder, MIPS, 1
instance = comp, \PIPE3|Temp[72]\, PIPE3|Temp[72], MIPS, 1
instance = comp, \segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0\, segundo_mux_controlasefazosistemadenaosalvamentodedados|X~0, MIPS, 1
instance = comp, \controle|Mux6~0\, controle|Mux6~0, MIPS, 1
instance = comp, \controle|controle_de_beq|table|flip1|Temp\, controle|controle_de_beq|table|flip1|Temp, MIPS, 1
instance = comp, \controle|controle_de_beq|table|flip2|Temp~DUPLICATE\, controle|controle_de_beq|table|flip2|Temp~DUPLICATE, MIPS, 1
instance = comp, \PIPE_depois_pipe1|Temp\, PIPE_depois_pipe1|Temp, MIPS, 1
instance = comp, \segundo_mux_depois_da_or|X~0\, segundo_mux_depois_da_or|X~0, MIPS, 1
instance = comp, \PIPE_AUX_BIT_SUJO1|Temp\, PIPE_AUX_BIT_SUJO1|Temp, MIPS, 1
instance = comp, \controle|controle_de_beq|table|PIPE_unico|Temp[5]\, controle|controle_de_beq|table|PIPE_unico|Temp[5], MIPS, 1
instance = comp, \controle|controle_de_beq|table|mux_seta_primeiro_op|X[5]~3\, controle|controle_de_beq|table|mux_seta_primeiro_op|X[5]~3, MIPS, 1
instance = comp, \controle|controle_de_beq|table|flip2|Temp\, controle|controle_de_beq|table|flip2|Temp, MIPS, 1
instance = comp, \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~34\, controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~34, MIPS, 1
instance = comp, \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~21\, controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~21, MIPS, 1
instance = comp, \controle|controle_de_beq|table|PIPE_unico|Temp[0]\, controle|controle_de_beq|table|PIPE_unico|Temp[0], MIPS, 1
instance = comp, \controle|controle_de_beq|table|mux_seta_primeiro_op|X[0]~5\, controle|controle_de_beq|table|mux_seta_primeiro_op|X[0]~5, MIPS, 1
instance = comp, \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~25\, controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~25, MIPS, 1
instance = comp, \controle|controle_de_beq|table|PIPE_unico|Temp[1]\, controle|controle_de_beq|table|PIPE_unico|Temp[1], MIPS, 1
instance = comp, \controle|controle_de_beq|table|mux_seta_primeiro_op|X[1]~6\, controle|controle_de_beq|table|mux_seta_primeiro_op|X[1]~6, MIPS, 1
instance = comp, \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~29\, controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~29, MIPS, 1
instance = comp, \controle|controle_de_beq|table|PIPE_unico|Temp[2]\, controle|controle_de_beq|table|PIPE_unico|Temp[2], MIPS, 1
instance = comp, \controle|controle_de_beq|table|mux_seta_primeiro_op|X[2]~7\, controle|controle_de_beq|table|mux_seta_primeiro_op|X[2]~7, MIPS, 1
instance = comp, \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~5\, controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~5, MIPS, 1
instance = comp, \controle|controle_de_beq|table|PIPE_unico|Temp[3]\, controle|controle_de_beq|table|PIPE_unico|Temp[3], MIPS, 1
instance = comp, \controle|controle_de_beq|table|mux_seta_primeiro_op|X[3]~1\, controle|controle_de_beq|table|mux_seta_primeiro_op|X[3]~1, MIPS, 1
instance = comp, \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~9\, controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~9, MIPS, 1
instance = comp, \controle|controle_de_beq|table|PIPE_unico|Temp[4]\, controle|controle_de_beq|table|PIPE_unico|Temp[4], MIPS, 1
instance = comp, \controle|controle_de_beq|table|mux_seta_primeiro_op|X[4]~2\, controle|controle_de_beq|table|mux_seta_primeiro_op|X[4]~2, MIPS, 1
instance = comp, \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~13\, controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~13, MIPS, 1
instance = comp, \controle|controle_de_beq|table|PIPE_unico|Temp[7]\, controle|controle_de_beq|table|PIPE_unico|Temp[7], MIPS, 1
instance = comp, \controle|controle_de_beq|table|mux_seta_primeiro_op|X[7]~0\, controle|controle_de_beq|table|mux_seta_primeiro_op|X[7]~0, MIPS, 1
instance = comp, \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17\, controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~17, MIPS, 1
instance = comp, \controle|controle_de_beq|table|PIPE_unico|Temp[6]\, controle|controle_de_beq|table|PIPE_unico|Temp[6], MIPS, 1
instance = comp, \controle|controle_de_beq|table|mux_seta_primeiro_op|X[6]~4\, controle|controle_de_beq|table|mux_seta_primeiro_op|X[6]~4, MIPS, 1
instance = comp, \controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1\, controle|controle_de_beq|table|AJUSTA_ENDERECO_RECOVERY|Add0~1, MIPS, 1
instance = comp, \controle|controle_de_beq|table|LessThan0~0\, controle|controle_de_beq|table|LessThan0~0, MIPS, 1
instance = comp, \controle|controle_de_beq|table|LessThan0~1\, controle|controle_de_beq|table|LessThan0~1, MIPS, 1
instance = comp, \controle|controle_de_beq|table|ehbeqadiantado\, controle|controle_de_beq|table|ehbeqadiantado, MIPS, 1
instance = comp, \PIPE_EH_beq_adiantado|Temp\, PIPE_EH_beq_adiantado|Temp, MIPS, 1
instance = comp, \PIPE_EHBEQ_adiantado2|Temp~DUPLICATE\, PIPE_EHBEQ_adiantado2|Temp~DUPLICATE, MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[2]\, PRIMEIRO_PIPE_recovery|Temp[2], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[2]\, SEGUNDO_PIPE_recovery|Temp[2], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[2]\, TERCEIRO_PIPE_recovery|Temp[2], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[0]\, SEGUNDO_PIPE_recovery|Temp[0], MIPS, 1
instance = comp, \PIPE3|Temp[70]\, PIPE3|Temp[70], MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[0]~10\, MUX_CONTROLA_PC|X[0]~10, MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[0]~11\, MUX_CONTROLA_PC|X[0]~11, MIPS, 1
instance = comp, \PC1|Temp[0]\, PC1|Temp[0], MIPS, 1
instance = comp, \PIPE1|Temp[32]\, PIPE1|Temp[32], MIPS, 1
instance = comp, \PIPE_EHBEQ_adiantado2|Temp\, PIPE_EHBEQ_adiantado2|Temp, MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~46\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~46, MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~42\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~42, MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~13, MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[2]~3\, MUX_CONTROLA_PC|X[2]~3, MIPS, 1
instance = comp, \PC1|Temp[2]\, PC1|Temp[2], MIPS, 1
instance = comp, \PCP4|Add0~25\, PCP4|Add0~25, MIPS, 1
instance = comp, \PIPE1|Temp[35]\, PIPE1|Temp[35], MIPS, 1
instance = comp, \PIPE2|Temp[109]\, PIPE2|Temp[109], MIPS, 1
instance = comp, \inPC|Add0~25\, inPC|Add0~25, MIPS, 1
instance = comp, \PIPE3|Temp[73]\, PIPE3|Temp[73], MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[3]\, PRIMEIRO_PIPE_recovery|Temp[3], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[3]\, SEGUNDO_PIPE_recovery|Temp[3], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[3]\, TERCEIRO_PIPE_recovery|Temp[3], MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~25\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~25, MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[3]~6\, MUX_CONTROLA_PC|X[3]~6, MIPS, 1
instance = comp, \PC1|Temp[3]\, PC1|Temp[3], MIPS, 1
instance = comp, \PCP4|Add0~33\, PCP4|Add0~33, MIPS, 1
instance = comp, \PIPE1|Temp[36]~feeder\, PIPE1|Temp[36]~feeder, MIPS, 1
instance = comp, \PIPE1|Temp[36]\, PIPE1|Temp[36], MIPS, 1
instance = comp, \PIPE2|Temp[110]\, PIPE2|Temp[110], MIPS, 1
instance = comp, \PCP4|Add0~29\, PCP4|Add0~29, MIPS, 1
instance = comp, \PCP4|Add0~37\, PCP4|Add0~37, MIPS, 1
instance = comp, \PIPE1|Temp[41]\, PIPE1|Temp[41], MIPS, 1
instance = comp, \PIPE2|Temp[115]\, PIPE2|Temp[115], MIPS, 1
instance = comp, \PIPE1|Temp[40]\, PIPE1|Temp[40], MIPS, 1
instance = comp, \PIPE2|Temp[114]\, PIPE2|Temp[114], MIPS, 1
instance = comp, \memI|Mux25~0\, memI|Mux25~0, MIPS, 1
instance = comp, \PCP4|Add0~9\, PCP4|Add0~9, MIPS, 1
instance = comp, \PCP4|Add0~21\, PCP4|Add0~21, MIPS, 1
instance = comp, \PIPE2|Temp[14]\, PIPE2|Temp[14], MIPS, 1
instance = comp, \PIPE1|Temp[38]\, PIPE1|Temp[38], MIPS, 1
instance = comp, \PIPE2|Temp[112]\, PIPE2|Temp[112], MIPS, 1
instance = comp, \PIPE1|Temp[37]\, PIPE1|Temp[37], MIPS, 1
instance = comp, \PIPE2|Temp[111]\, PIPE2|Temp[111], MIPS, 1
instance = comp, \inPC|Add0~33\, inPC|Add0~33, MIPS, 1
instance = comp, \inPC|Add0~9\, inPC|Add0~9, MIPS, 1
instance = comp, \inPC|Add0~21\, inPC|Add0~21, MIPS, 1
instance = comp, \PIPE3|Temp[76]\, PIPE3|Temp[76], MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[6]~feeder\, PRIMEIRO_PIPE_recovery|Temp[6]~feeder, MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[6]\, PRIMEIRO_PIPE_recovery|Temp[6], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[6]~feeder\, SEGUNDO_PIPE_recovery|Temp[6]~feeder, MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[6]\, SEGUNDO_PIPE_recovery|Temp[6], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[6]\, TERCEIRO_PIPE_recovery|Temp[6], MIPS, 1
instance = comp, \PIPE1|Temp[16]\, PIPE1|Temp[16], MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[5]\, PRIMEIRO_PIPE_recovery|Temp[5], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[5]\, SEGUNDO_PIPE_recovery|Temp[5], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[5]\, TERCEIRO_PIPE_recovery|Temp[5], MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[4]~feeder\, PRIMEIRO_PIPE_recovery|Temp[4]~feeder, MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[4]\, PRIMEIRO_PIPE_recovery|Temp[4], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[4]\, SEGUNDO_PIPE_recovery|Temp[4], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[4]\, TERCEIRO_PIPE_recovery|Temp[4], MIPS, 1
instance = comp, \PIPE1|Temp[36]~DUPLICATE\, PIPE1|Temp[36]~DUPLICATE, MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~33\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~33, MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~9\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~9, MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~21\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~21, MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[6]~5\, MUX_CONTROLA_PC|X[6]~5, MIPS, 1
instance = comp, \PC1|Temp[6]\, PC1|Temp[6], MIPS, 1
instance = comp, \PC1|Temp[7]~DUPLICATE\, PC1|Temp[7]~DUPLICATE, MIPS, 1
instance = comp, \memI|Mux25~1\, memI|Mux25~1, MIPS, 1
instance = comp, \memI|Mux25~2\, memI|Mux25~2, MIPS, 1
instance = comp, \PIPE1|Temp[6]\, PIPE1|Temp[6], MIPS, 1
instance = comp, \PIPE2|Temp[16]~DUPLICATE\, PIPE2|Temp[16]~DUPLICATE, MIPS, 1
instance = comp, \PCP4|Add0~17\, PCP4|Add0~17, MIPS, 1
instance = comp, \PIPE1|Temp[39]\, PIPE1|Temp[39], MIPS, 1
instance = comp, \PIPE2|Temp[113]\, PIPE2|Temp[113], MIPS, 1
instance = comp, \inPC|Add0~17\, inPC|Add0~17, MIPS, 1
instance = comp, \inPC|Add0~29\, inPC|Add0~29, MIPS, 1
instance = comp, \inPC|Add0~37\, inPC|Add0~37, MIPS, 1
instance = comp, \PIPE3|Temp[79]\, PIPE3|Temp[79], MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[9]\, PRIMEIRO_PIPE_recovery|Temp[9], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[9]\, SEGUNDO_PIPE_recovery|Temp[9], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[9]\, TERCEIRO_PIPE_recovery|Temp[9], MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[8]~feeder\, PRIMEIRO_PIPE_recovery|Temp[8]~feeder, MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[8]\, PRIMEIRO_PIPE_recovery|Temp[8], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[8]~feeder\, SEGUNDO_PIPE_recovery|Temp[8]~feeder, MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[8]\, SEGUNDO_PIPE_recovery|Temp[8], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[8]\, TERCEIRO_PIPE_recovery|Temp[8], MIPS, 1
instance = comp, \PIPE1|Temp[40]~DUPLICATE\, PIPE1|Temp[40]~DUPLICATE, MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[7]~feeder\, PRIMEIRO_PIPE_recovery|Temp[7]~feeder, MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[7]\, PRIMEIRO_PIPE_recovery|Temp[7], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[7]~feeder\, SEGUNDO_PIPE_recovery|Temp[7]~feeder, MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[7]\, SEGUNDO_PIPE_recovery|Temp[7], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[7]\, TERCEIRO_PIPE_recovery|Temp[7], MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~17\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~17, MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~29\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~29, MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~37\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~37, MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[9]~9\, MUX_CONTROLA_PC|X[9]~9, MIPS, 1
instance = comp, \PC1|Temp[9]\, PC1|Temp[9], MIPS, 1
instance = comp, \memI|Mux2~3\, memI|Mux2~3, MIPS, 1
instance = comp, \memI|Mux15~1\, memI|Mux15~1, MIPS, 1
instance = comp, \memI|Mux15~0\, memI|Mux15~0, MIPS, 1
instance = comp, \memI|Mux15~2\, memI|Mux15~2, MIPS, 1
instance = comp, \PIPE1|Temp[16]~DUPLICATE\, PIPE1|Temp[16]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[13]\, PIPE2|Temp[13], MIPS, 1
instance = comp, \PIPE3|Temp[77]\, PIPE3|Temp[77], MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[7]~4\, MUX_CONTROLA_PC|X[7]~4, MIPS, 1
instance = comp, \PC1|Temp[7]\, PC1|Temp[7], MIPS, 1
instance = comp, \PIPE3|Temp[78]\, PIPE3|Temp[78], MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[8]~7\, MUX_CONTROLA_PC|X[8]~7, MIPS, 1
instance = comp, \PC1|Temp[8]\, PC1|Temp[8], MIPS, 1
instance = comp, \memI|Mux29~0\, memI|Mux29~0, MIPS, 1
instance = comp, \memI|Mux31~0\, memI|Mux31~0, MIPS, 1
instance = comp, \memI|Mux29~1\, memI|Mux29~1, MIPS, 1
instance = comp, \memI|Mux29~2\, memI|Mux29~2, MIPS, 1
instance = comp, \PIPE1|Temp[2]\, PIPE1|Temp[2], MIPS, 1
instance = comp, \PIPE2|Temp[12]\, PIPE2|Temp[12], MIPS, 1
instance = comp, \PIPE3|Temp[74]\, PIPE3|Temp[74], MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[4]~8\, MUX_CONTROLA_PC|X[4]~8, MIPS, 1
instance = comp, \PC1|Temp[4]\, PC1|Temp[4], MIPS, 1
instance = comp, \PIPE3|Temp[75]\, PIPE3|Temp[75], MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[5]~2\, MUX_CONTROLA_PC|X[5]~2, MIPS, 1
instance = comp, \PC1|Temp[5]\, PC1|Temp[5], MIPS, 1
instance = comp, \memI|Mux2~0\, memI|Mux2~0, MIPS, 1
instance = comp, \memI|Mux3~0\, memI|Mux3~0, MIPS, 1
instance = comp, \memI|Mux3~1\, memI|Mux3~1, MIPS, 1
instance = comp, \memI|Mux3~2\, memI|Mux3~2, MIPS, 1
instance = comp, \memI|Mux3~3\, memI|Mux3~3, MIPS, 1
instance = comp, \PIPE1|Temp[28]\, PIPE1|Temp[28], MIPS, 1
instance = comp, \dinamic_controle~0\, dinamic_controle~0, MIPS, 1
instance = comp, \PCP4|Add0~5\, PCP4|Add0~5, MIPS, 1
instance = comp, \PIPE1|Temp[42]\, PIPE1|Temp[42], MIPS, 1
instance = comp, \PIPE2|Temp[116]\, PIPE2|Temp[116], MIPS, 1
instance = comp, \inPC|Add0~5\, inPC|Add0~5, MIPS, 1
instance = comp, \PIPE3|Temp[80]\, PIPE3|Temp[80], MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[10]\, PRIMEIRO_PIPE_recovery|Temp[10], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[10]\, SEGUNDO_PIPE_recovery|Temp[10], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[10]\, TERCEIRO_PIPE_recovery|Temp[10], MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~5\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~5, MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[10]~1\, MUX_CONTROLA_PC|X[10]~1, MIPS, 1
instance = comp, \PC1|Temp[10]\, PC1|Temp[10], MIPS, 1
instance = comp, \memI|Mux2~2\, memI|Mux2~2, MIPS, 1
instance = comp, \memI|Mux2~1\, memI|Mux2~1, MIPS, 1
instance = comp, \memI|Mux2~4\, memI|Mux2~4, MIPS, 1
instance = comp, \PIPE1|Temp[29]\, PIPE1|Temp[29], MIPS, 1
instance = comp, \PIPE2|Temp[14]~DUPLICATE\, PIPE2|Temp[14]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[10]~DUPLICATE\, PIPE2|Temp[10]~DUPLICATE, MIPS, 1
instance = comp, \operaULA|Mux2~0\, operaULA|Mux2~0, MIPS, 1
instance = comp, \operaULA|Mux3~0\, operaULA|Mux3~0, MIPS, 1
instance = comp, \operaULA|Mux7~0\, operaULA|Mux7~0, MIPS, 1
instance = comp, \ULA1|Mux28~15\, ULA1|Mux28~15, MIPS, 1
instance = comp, \ULA1|Mux28~1\, ULA1|Mux28~1, MIPS, 1
instance = comp, \ULA1|Mux28~14\, ULA1|Mux28~14, MIPS, 1
instance = comp, \ULA1|Mux14~5\, ULA1|Mux14~5, MIPS, 1
instance = comp, \ULA1|Mux14~4\, ULA1|Mux14~4, MIPS, 1
instance = comp, \PIPE2|Temp[12]~DUPLICATE\, PIPE2|Temp[12]~DUPLICATE, MIPS, 1
instance = comp, \operaULA|Mux1~0\, operaULA|Mux1~0, MIPS, 1
instance = comp, \controle|igualitario|flip|Temp~feeder\, controle|igualitario|flip|Temp~feeder, MIPS, 1
instance = comp, \controle|igualitario|flip|Temp\, controle|igualitario|flip|Temp, MIPS, 1
instance = comp, \memI|Mux14~0\, memI|Mux14~0, MIPS, 1
instance = comp, \memI|Mux14~1\, memI|Mux14~1, MIPS, 1
instance = comp, \PIPE1|Temp[17]\, PIPE1|Temp[17], MIPS, 1
instance = comp, \controle|mux_register_destino|X[1]~1\, controle|mux_register_destino|X[1]~1, MIPS, 1
instance = comp, \controle|igualitario|Flip1|Temp[1]\, controle|igualitario|Flip1|Temp[1], MIPS, 1
instance = comp, \controle|mux_register_destino|X[0]~0\, controle|mux_register_destino|X[0]~0, MIPS, 1
instance = comp, \controle|igualitario|Flip1|Temp[0]\, controle|igualitario|Flip1|Temp[0], MIPS, 1
instance = comp, \controle|igualitario|Equal0~0\, controle|igualitario|Equal0~0, MIPS, 1
instance = comp, \PIPE1|Temp[28]~DUPLICATE\, PIPE1|Temp[28]~DUPLICATE, MIPS, 1
instance = comp, \controle|igualitario|Flip2|Temp[2]\, controle|igualitario|Flip2|Temp[2], MIPS, 1
instance = comp, \controle|igualitario|Flip2|Temp[1]\, controle|igualitario|Flip2|Temp[1], MIPS, 1
instance = comp, \controle|igualitario|Flip2|Temp[0]\, controle|igualitario|Flip2|Temp[0], MIPS, 1
instance = comp, \controle|igualitario|Equal2~0\, controle|igualitario|Equal2~0, MIPS, 1
instance = comp, \controle|gerador|AdiantaA[0]~0\, controle|gerador|AdiantaA[0]~0, MIPS, 1
instance = comp, \PIPEAUX|Temp[2]~DUPLICATE\, PIPEAUX|Temp[2]~DUPLICATE, MIPS, 1
instance = comp, \PIPE3|Temp[69]\, PIPE3|Temp[69], MIPS, 1
instance = comp, \mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0\, mux_ANTES_DO_SEGUNDO_PIPEDOBITSUJO|X~0, MIPS, 1
instance = comp, \PIPE_AUX_BIT_SUJO2|Temp\, PIPE_AUX_BIT_SUJO2|Temp, MIPS, 1
instance = comp, \PIPE_3_bit_sujo|Temp\, PIPE_3_bit_sujo|Temp, MIPS, 1
instance = comp, \controle|Mux5~0\, controle|Mux5~0, MIPS, 1
instance = comp, \PIPE2|Temp[138]\, PIPE2|Temp[138], MIPS, 1
instance = comp, \PIPE3|Temp[102]\, PIPE3|Temp[102], MIPS, 1
instance = comp, \PIPE4|Temp[69]\, PIPE4|Temp[69], MIPS, 1
instance = comp, \PIPE2|Temp[6]\, PIPE2|Temp[6], MIPS, 1
instance = comp, \muxEscReg|X[1]~0\, muxEscReg|X[1]~0, MIPS, 1
instance = comp, \PIPE3|Temp[1]\, PIPE3|Temp[1], MIPS, 1
instance = comp, \PIPE4|Temp[1]\, PIPE4|Temp[1], MIPS, 1
instance = comp, \muxEscReg|X[0]~1\, muxEscReg|X[0]~1, MIPS, 1
instance = comp, \PIPE3|Temp[0]\, PIPE3|Temp[0], MIPS, 1
instance = comp, \PIPE4|Temp[0]\, PIPE4|Temp[0], MIPS, 1
instance = comp, \PIPE4|Temp[2]\, PIPE4|Temp[2], MIPS, 1
instance = comp, \registradores|decWrite|Mux31~3\, registradores|decWrite|Mux31~3, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[18]\, registradores|\G2:31:regb|Temp[18], MIPS, 1
instance = comp, \PIPE2|Temp[92]~feeder\, PIPE2|Temp[92]~feeder, MIPS, 1
instance = comp, \registradores|decWrite|Mux31~6\, registradores|decWrite|Mux31~6, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[18]\, registradores|\G2:0:regb|Temp[18], MIPS, 1
instance = comp, \PIPE2|Temp[92]\, PIPE2|Temp[92], MIPS, 1
instance = comp, \controle|gerador|AdiantaA[1]~1\, controle|gerador|AdiantaA[1]~1, MIPS, 1
instance = comp, \PIPEAUX|Temp[3]\, PIPEAUX|Temp[3], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux16~0\, mux_IN_ULA_4_1|Mux16~0, MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux13~0\, mux_IN_ULA_4_1|Mux13~0, MIPS, 1
instance = comp, \ULA1|sig_output~10\, ULA1|sig_output~10, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[31]~feeder\, registradores|\G2:28:regb|Temp[31]~feeder, MIPS, 1
instance = comp, \registradores|decWrite|Mux31~0\, registradores|decWrite|Mux31~0, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[31]\, registradores|\G2:28:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[31]~feeder\, registradores|\G2:30:regb|Temp[31]~feeder, MIPS, 1
instance = comp, \registradores|decWrite|Mux31~2\, registradores|decWrite|Mux31~2, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[31]\, registradores|\G2:30:regb|Temp[31], MIPS, 1
instance = comp, \registradores|decWrite|Mux31~1\, registradores|decWrite|Mux31~1, MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[31]\, registradores|\G2:29:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[31]\, registradores|\G2:31:regb|Temp[31], MIPS, 1
instance = comp, \registradores|outData2|Mux0~0\, registradores|outData2|Mux0~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[31]~feeder\, registradores|\G2:1:regb|Temp[31]~feeder, MIPS, 1
instance = comp, \registradores|decWrite|Mux31~7\, registradores|decWrite|Mux31~7, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[31]\, registradores|\G2:1:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[31]~feeder\, registradores|\G2:2:regb|Temp[31]~feeder, MIPS, 1
instance = comp, \registradores|decWrite|Mux31~4\, registradores|decWrite|Mux31~4, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[31]\, registradores|\G2:2:regb|Temp[31], MIPS, 1
instance = comp, \registradores|decWrite|Mux31~5\, registradores|decWrite|Mux31~5, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[31]\, registradores|\G2:3:regb|Temp[31], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[31]\, registradores|\G2:0:regb|Temp[31], MIPS, 1
instance = comp, \registradores|outData2|Mux0~1\, registradores|outData2|Mux0~1, MIPS, 1
instance = comp, \registradores|outData2|Mux0~2\, registradores|outData2|Mux0~2, MIPS, 1
instance = comp, \PIPE2|Temp[73]\, PIPE2|Temp[73], MIPS, 1
instance = comp, \PIPEOPCODE_EXTEND_ESTAGE|Temp[2]\, PIPEOPCODE_EXTEND_ESTAGE|Temp[2], MIPS, 1
instance = comp, \controle|igualitario|Equal1~0\, controle|igualitario|Equal1~0, MIPS, 1
instance = comp, \controle|gerador|AdiantaB[1]~2\, controle|gerador|AdiantaB[1]~2, MIPS, 1
instance = comp, \PIPEAUX|Temp[1]\, PIPEAUX|Temp[1], MIPS, 1
instance = comp, \muxcontroler_adiantaB|X[1]~1\, muxcontroler_adiantaB|X[1]~1, MIPS, 1
instance = comp, \controle|gerador|AdiantaB[0]~0\, controle|gerador|AdiantaB[0]~0, MIPS, 1
instance = comp, \controle|gerador|AdiantaB[0]~1\, controle|gerador|AdiantaB[0]~1, MIPS, 1
instance = comp, \PIPEAUX|Temp[0]\, PIPEAUX|Temp[0], MIPS, 1
instance = comp, \muxcontroler_adiantaB|X[0]~0\, muxcontroler_adiantaB|X[0]~0, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux0~0\, mux_IN_ULA_4_2|Mux0~0, MIPS, 1
instance = comp, \ULA1|Add0~124\, ULA1|Add0~124, MIPS, 1
instance = comp, \ULA1|Mux28~0\, ULA1|Mux28~0, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[1]\, registradores|\G2:31:regb|Temp[1], MIPS, 1
instance = comp, \PIPE2|Temp[75]~feeder\, PIPE2|Temp[75]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[75]\, PIPE2|Temp[75], MIPS, 1
instance = comp, \PIPE3|Temp[38]\, PIPE3|Temp[38], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux16~1\, mux_IN_ULA_4_1|Mux16~1, MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux16~2\, mux_IN_ULA_4_1|Mux16~2, MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux30~0\, mux_IN_ULA_4_1|Mux30~0, MIPS, 1
instance = comp, \PIPE4|Temp[5]~DUPLICATE\, PIPE4|Temp[5]~DUPLICATE, MIPS, 1
instance = comp, \PIPEAUX|Temp[1]~DUPLICATE\, PIPEAUX|Temp[1]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[0]~feeder\, registradores|\G2:30:regb|Temp[0]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[0]\, registradores|\G2:30:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[0]\, registradores|\G2:28:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[0]\, registradores|\G2:29:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[0]~feeder\, registradores|\G2:31:regb|Temp[0]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[0]\, registradores|\G2:31:regb|Temp[0], MIPS, 1
instance = comp, \registradores|outData2|Mux31~0\, registradores|outData2|Mux31~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[0]\, registradores|\G2:0:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[0]\, registradores|\G2:3:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[0]\, registradores|\G2:2:regb|Temp[0], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[0]\, registradores|\G2:1:regb|Temp[0], MIPS, 1
instance = comp, \registradores|outData2|Mux31~1\, registradores|outData2|Mux31~1, MIPS, 1
instance = comp, \registradores|outData2|Mux31~2\, registradores|outData2|Mux31~2, MIPS, 1
instance = comp, \PIPE2|Temp[42]\, PIPE2|Temp[42], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux31~1\, mux_IN_ULA_4_2|Mux31~1, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux31~0\, mux_IN_ULA_4_2|Mux31~0, MIPS, 1
instance = comp, \PIPE2|Temp[74]~feeder\, PIPE2|Temp[74]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[74]\, PIPE2|Temp[74], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux31~0\, mux_IN_ULA_4_1|Mux31~0, MIPS, 1
instance = comp, \ULA1|Add0~134\, ULA1|Add0~134, MIPS, 1
instance = comp, \ULA1|Add0~1\, ULA1|Add0~1, MIPS, 1
instance = comp, \ULA1|Add0~5\, ULA1|Add0~5, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[3]\, registradores|\G2:31:regb|Temp[3], MIPS, 1
instance = comp, \PIPE2|Temp[77]~feeder\, PIPE2|Temp[77]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[3]~feeder\, registradores|\G2:0:regb|Temp[3]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[3]\, registradores|\G2:0:regb|Temp[3], MIPS, 1
instance = comp, \PIPE2|Temp[77]\, PIPE2|Temp[77], MIPS, 1
instance = comp, \PIPEAUX|Temp[2]\, PIPEAUX|Temp[2], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux28~0\, mux_IN_ULA_4_1|Mux28~0, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[2]~feeder\, registradores|\G2:31:regb|Temp[2]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[2]\, registradores|\G2:31:regb|Temp[2], MIPS, 1
instance = comp, \PIPE2|Temp[76]~feeder\, PIPE2|Temp[76]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[2]~DUPLICATE\, registradores|\G2:0:regb|Temp[2]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[76]\, PIPE2|Temp[76], MIPS, 1
instance = comp, \PIPE4|Temp[7]~DUPLICATE\, PIPE4|Temp[7]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux29~0\, mux_IN_ULA_4_1|Mux29~0, MIPS, 1
instance = comp, \ULA1|Add2~5\, ULA1|Add2~5, MIPS, 1
instance = comp, \ULA1|Add2~1\, ULA1|Add2~1, MIPS, 1
instance = comp, \ULA1|Add2~13\, ULA1|Add2~13, MIPS, 1
instance = comp, \ULA1|Add2~9\, ULA1|Add2~9, MIPS, 1
instance = comp, \ULA1|Mux28~3\, ULA1|Mux28~3, MIPS, 1
instance = comp, \ULA1|Mux28~2\, ULA1|Mux28~2, MIPS, 1
instance = comp, \ULA1|Mux17~1\, ULA1|Mux17~1, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[4]~feeder\, registradores|\G2:1:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[4]\, registradores|\G2:1:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[4]~feeder\, registradores|\G2:2:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[4]\, registradores|\G2:2:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[4]\, registradores|\G2:3:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[4]~feeder\, registradores|\G2:0:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[4]\, registradores|\G2:0:regb|Temp[4], MIPS, 1
instance = comp, \registradores|outData2|Mux27~1\, registradores|outData2|Mux27~1, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[4]~feeder\, registradores|\G2:28:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[4]\, registradores|\G2:28:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[4]~feeder\, registradores|\G2:30:regb|Temp[4]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[4]\, registradores|\G2:30:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[4]\, registradores|\G2:29:regb|Temp[4], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[4]\, registradores|\G2:31:regb|Temp[4], MIPS, 1
instance = comp, \registradores|outData2|Mux27~0\, registradores|outData2|Mux27~0, MIPS, 1
instance = comp, \registradores|outData2|Mux27~2\, registradores|outData2|Mux27~2, MIPS, 1
instance = comp, \PIPE2|Temp[46]\, PIPE2|Temp[46], MIPS, 1
instance = comp, \PIPE4|Temp[9]~DUPLICATE\, PIPE4|Temp[9]~DUPLICATE, MIPS, 1
instance = comp, \PIPEAUX|Temp[0]~DUPLICATE\, PIPEAUX|Temp[0]~DUPLICATE, MIPS, 1
instance = comp, \PIPE3|Temp[41]~DUPLICATE\, PIPE3|Temp[41]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux27~1\, mux_IN_ULA_4_2|Mux27~1, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux27~0\, mux_IN_ULA_4_2|Mux27~0, MIPS, 1
instance = comp, \ULA1|Mux17~0\, ULA1|Mux17~0, MIPS, 1
instance = comp, \ULA1|Add2~17\, ULA1|Add2~17, MIPS, 1
instance = comp, \ULA1|Mux17~4\, ULA1|Mux17~4, MIPS, 1
instance = comp, \ULA1|Mux15~3\, ULA1|Mux15~3, MIPS, 1
instance = comp, \PIPE4|Temp[22]\, PIPE4|Temp[22], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[17]\, registradores|\G2:0:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[17]~feeder\, registradores|\G2:3:regb|Temp[17]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[17]\, registradores|\G2:3:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[17]\, registradores|\G2:2:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[17]\, registradores|\G2:1:regb|Temp[17], MIPS, 1
instance = comp, \registradores|outData2|Mux14~1\, registradores|outData2|Mux14~1, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[17]\, registradores|\G2:28:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[17]\, registradores|\G2:30:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[17]\, registradores|\G2:29:regb|Temp[17], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[17]~feeder\, registradores|\G2:31:regb|Temp[17]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[17]~DUPLICATE\, registradores|\G2:31:regb|Temp[17]~DUPLICATE, MIPS, 1
instance = comp, \registradores|outData2|Mux14~0\, registradores|outData2|Mux14~0, MIPS, 1
instance = comp, \registradores|outData2|Mux14~2\, registradores|outData2|Mux14~2, MIPS, 1
instance = comp, \PIPE2|Temp[59]\, PIPE2|Temp[59], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux14~0\, mux_IN_ULA_4_2|Mux14~0, MIPS, 1
instance = comp, \PIPE4|Temp[21]~DUPLICATE\, PIPE4|Temp[21]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[16]~feeder\, registradores|\G2:2:regb|Temp[16]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[16]\, registradores|\G2:2:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[16]\, registradores|\G2:3:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[16]~feeder\, registradores|\G2:1:regb|Temp[16]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[16]\, registradores|\G2:1:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[16]~feeder\, registradores|\G2:0:regb|Temp[16]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[16]\, registradores|\G2:0:regb|Temp[16], MIPS, 1
instance = comp, \registradores|outData2|Mux15~1\, registradores|outData2|Mux15~1, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[16]\, registradores|\G2:28:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[16]~feeder\, registradores|\G2:30:regb|Temp[16]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[16]\, registradores|\G2:30:regb|Temp[16], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[16]\, registradores|\G2:29:regb|Temp[16], MIPS, 1
instance = comp, \registradores|outData2|Mux15~0\, registradores|outData2|Mux15~0, MIPS, 1
instance = comp, \registradores|outData2|Mux15~2\, registradores|outData2|Mux15~2, MIPS, 1
instance = comp, \PIPE2|Temp[58]\, PIPE2|Temp[58], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux15~0\, mux_IN_ULA_4_2|Mux15~0, MIPS, 1
instance = comp, \PIPE4|Temp[20]\, PIPE4|Temp[20], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[15]~feeder\, registradores|\G2:28:regb|Temp[15]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[15]\, registradores|\G2:28:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[15]\, registradores|\G2:30:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[15]\, registradores|\G2:29:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[15]\, registradores|\G2:31:regb|Temp[15], MIPS, 1
instance = comp, \registradores|outData2|Mux16~0\, registradores|outData2|Mux16~0, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[15]\, registradores|\G2:2:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[15]\, registradores|\G2:0:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[15]\, registradores|\G2:3:regb|Temp[15], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[15]~feeder\, registradores|\G2:1:regb|Temp[15]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[15]\, registradores|\G2:1:regb|Temp[15], MIPS, 1
instance = comp, \registradores|outData2|Mux16~1\, registradores|outData2|Mux16~1, MIPS, 1
instance = comp, \registradores|outData2|Mux16~2\, registradores|outData2|Mux16~2, MIPS, 1
instance = comp, \PIPE2|Temp[57]\, PIPE2|Temp[57], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux16~0\, mux_IN_ULA_4_2|Mux16~0, MIPS, 1
instance = comp, \ULA1|sig_output~7\, ULA1|sig_output~7, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[14]\, registradores|\G2:30:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[14]\, registradores|\G2:29:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[14]\, registradores|\G2:28:regb|Temp[14], MIPS, 1
instance = comp, \registradores|outData2|Mux17~0\, registradores|outData2|Mux17~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[14]\, registradores|\G2:0:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[14]\, registradores|\G2:1:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[14]\, registradores|\G2:3:regb|Temp[14], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[14]\, registradores|\G2:2:regb|Temp[14], MIPS, 1
instance = comp, \registradores|outData2|Mux17~1\, registradores|outData2|Mux17~1, MIPS, 1
instance = comp, \registradores|outData2|Mux17~2\, registradores|outData2|Mux17~2, MIPS, 1
instance = comp, \PIPE2|Temp[56]\, PIPE2|Temp[56], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux17~0\, mux_IN_ULA_4_2|Mux17~0, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[13]~feeder\, registradores|\G2:31:regb|Temp[13]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[13]\, registradores|\G2:31:regb|Temp[13], MIPS, 1
instance = comp, \PIPE2|Temp[87]~feeder\, PIPE2|Temp[87]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[13]~feeder\, registradores|\G2:0:regb|Temp[13]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[13]\, registradores|\G2:0:regb|Temp[13], MIPS, 1
instance = comp, \PIPE2|Temp[87]\, PIPE2|Temp[87], MIPS, 1
instance = comp, \PIPE3|Temp[50]\, PIPE3|Temp[50], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux18~0\, mux_IN_ULA_4_1|Mux18~0, MIPS, 1
instance = comp, \ULA1|Mux14~2\, ULA1|Mux14~2, MIPS, 1
instance = comp, \ULA1|Mux14~3\, ULA1|Mux14~3, MIPS, 1
instance = comp, \rtl~150\, rtl~150, MIPS, 1
instance = comp, \PIPE4|Temp[24]\, PIPE4|Temp[24], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[19]~DUPLICATE\, registradores|\G2:0:regb|Temp[19]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[19]~feeder\, registradores|\G2:1:regb|Temp[19]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[19]\, registradores|\G2:1:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[19]\, registradores|\G2:3:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[19]~feeder\, registradores|\G2:2:regb|Temp[19]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[19]\, registradores|\G2:2:regb|Temp[19], MIPS, 1
instance = comp, \registradores|outData2|Mux12~1\, registradores|outData2|Mux12~1, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[19]\, registradores|\G2:28:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[19]~DUPLICATE\, registradores|\G2:31:regb|Temp[19]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[19]\, registradores|\G2:29:regb|Temp[19], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[19]~feeder\, registradores|\G2:30:regb|Temp[19]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[19]\, registradores|\G2:30:regb|Temp[19], MIPS, 1
instance = comp, \registradores|outData2|Mux12~0\, registradores|outData2|Mux12~0, MIPS, 1
instance = comp, \registradores|outData2|Mux12~2\, registradores|outData2|Mux12~2, MIPS, 1
instance = comp, \PIPE2|Temp[61]\, PIPE2|Temp[61], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux12~0\, mux_IN_ULA_4_2|Mux12~0, MIPS, 1
instance = comp, \ULA1|Add0~69\, ULA1|Add0~69, MIPS, 1
instance = comp, \ULA1|Add0~73\, ULA1|Add0~73, MIPS, 1
instance = comp, \ULA1|Add0~77\, ULA1|Add0~77, MIPS, 1
instance = comp, \PIPE4|Temp[28]~DUPLICATE\, PIPE4|Temp[28]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[23]~feeder\, registradores|\G2:28:regb|Temp[23]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[23]\, registradores|\G2:28:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[23]~feeder\, registradores|\G2:31:regb|Temp[23]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[23]~DUPLICATE\, registradores|\G2:31:regb|Temp[23]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[23]\, registradores|\G2:29:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[23]~feeder\, registradores|\G2:30:regb|Temp[23]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[23]\, registradores|\G2:30:regb|Temp[23], MIPS, 1
instance = comp, \registradores|outData2|Mux8~0\, registradores|outData2|Mux8~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[23]\, registradores|\G2:1:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[23]\, registradores|\G2:0:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[23]\, registradores|\G2:3:regb|Temp[23], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[23]\, registradores|\G2:2:regb|Temp[23], MIPS, 1
instance = comp, \registradores|outData2|Mux8~1\, registradores|outData2|Mux8~1, MIPS, 1
instance = comp, \registradores|outData2|Mux8~2\, registradores|outData2|Mux8~2, MIPS, 1
instance = comp, \PIPE2|Temp[65]\, PIPE2|Temp[65], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux8~0\, mux_IN_ULA_4_2|Mux8~0, MIPS, 1
instance = comp, \PIPE4|Temp[27]\, PIPE4|Temp[27], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[22]\, registradores|\G2:2:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[22]~DUPLICATE\, registradores|\G2:0:regb|Temp[22]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[22]\, registradores|\G2:3:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[22]\, registradores|\G2:1:regb|Temp[22], MIPS, 1
instance = comp, \registradores|outData2|Mux9~1\, registradores|outData2|Mux9~1, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[22]~feeder\, registradores|\G2:28:regb|Temp[22]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[22]\, registradores|\G2:28:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[22]\, registradores|\G2:29:regb|Temp[22], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[22]\, registradores|\G2:30:regb|Temp[22], MIPS, 1
instance = comp, \registradores|outData2|Mux9~0\, registradores|outData2|Mux9~0, MIPS, 1
instance = comp, \registradores|outData2|Mux9~2\, registradores|outData2|Mux9~2, MIPS, 1
instance = comp, \PIPE2|Temp[64]\, PIPE2|Temp[64], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux9~0\, mux_IN_ULA_4_2|Mux9~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[21]\, registradores|\G2:1:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[21]~feeder\, registradores|\G2:2:regb|Temp[21]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[21]\, registradores|\G2:2:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[21]\, registradores|\G2:3:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[21]\, registradores|\G2:0:regb|Temp[21], MIPS, 1
instance = comp, \registradores|outData2|Mux10~1\, registradores|outData2|Mux10~1, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[21]\, registradores|\G2:30:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[21]\, registradores|\G2:29:regb|Temp[21], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[21]\, registradores|\G2:28:regb|Temp[21], MIPS, 1
instance = comp, \registradores|outData2|Mux10~0\, registradores|outData2|Mux10~0, MIPS, 1
instance = comp, \registradores|outData2|Mux10~2\, registradores|outData2|Mux10~2, MIPS, 1
instance = comp, \PIPE2|Temp[63]\, PIPE2|Temp[63], MIPS, 1
instance = comp, \PIPE4|Temp[26]\, PIPE4|Temp[26], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux10~0\, mux_IN_ULA_4_2|Mux10~0, MIPS, 1
instance = comp, \PIPE4|Temp[25]~DUPLICATE\, PIPE4|Temp[25]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[20]\, registradores|\G2:31:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[20]\, registradores|\G2:30:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[20]\, registradores|\G2:29:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[20]~feeder\, registradores|\G2:28:regb|Temp[20]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[20]\, registradores|\G2:28:regb|Temp[20], MIPS, 1
instance = comp, \registradores|outData2|Mux11~0\, registradores|outData2|Mux11~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[20]~feeder\, registradores|\G2:0:regb|Temp[20]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[20]\, registradores|\G2:0:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[20]~feeder\, registradores|\G2:1:regb|Temp[20]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[20]\, registradores|\G2:1:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[20]\, registradores|\G2:3:regb|Temp[20], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[20]~feeder\, registradores|\G2:2:regb|Temp[20]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[20]\, registradores|\G2:2:regb|Temp[20], MIPS, 1
instance = comp, \registradores|outData2|Mux11~1\, registradores|outData2|Mux11~1, MIPS, 1
instance = comp, \registradores|outData2|Mux11~2\, registradores|outData2|Mux11~2, MIPS, 1
instance = comp, \PIPE2|Temp[62]\, PIPE2|Temp[62], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux11~0\, mux_IN_ULA_4_2|Mux11~0, MIPS, 1
instance = comp, \ULA1|Add0~81\, ULA1|Add0~81, MIPS, 1
instance = comp, \ULA1|Mux11~2\, ULA1|Mux11~2, MIPS, 1
instance = comp, \rtl~78\, rtl~78, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~6\, ULA1|ShiftLeft0~6, MIPS, 1
instance = comp, \rtl~174\, rtl~174, MIPS, 1
instance = comp, \PIPE3|Temp[63]~DUPLICATE\, PIPE3|Temp[63]~DUPLICATE, MIPS, 1
instance = comp, \PIPE4|Temp[31]\, PIPE4|Temp[31], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[26]\, registradores|\G2:30:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[26]\, registradores|\G2:31:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[26]\, registradores|\G2:29:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[26]\, registradores|\G2:28:regb|Temp[26], MIPS, 1
instance = comp, \registradores|outData2|Mux5~0\, registradores|outData2|Mux5~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[26]\, registradores|\G2:1:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[26]\, registradores|\G2:0:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[26]\, registradores|\G2:3:regb|Temp[26], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[26]~feeder\, registradores|\G2:2:regb|Temp[26]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[26]\, registradores|\G2:2:regb|Temp[26], MIPS, 1
instance = comp, \registradores|outData2|Mux5~1\, registradores|outData2|Mux5~1, MIPS, 1
instance = comp, \registradores|outData2|Mux5~2\, registradores|outData2|Mux5~2, MIPS, 1
instance = comp, \PIPE2|Temp[68]\, PIPE2|Temp[68], MIPS, 1
instance = comp, \PIPE4|Temp[31]~DUPLICATE\, PIPE4|Temp[31]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux5~0\, mux_IN_ULA_4_2|Mux5~0, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[25]\, registradores|\G2:28:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[25]~feeder\, registradores|\G2:30:regb|Temp[25]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[25]\, registradores|\G2:30:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[25]\, registradores|\G2:29:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[25]\, registradores|\G2:31:regb|Temp[25], MIPS, 1
instance = comp, \registradores|outData2|Mux6~0\, registradores|outData2|Mux6~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[25]\, registradores|\G2:0:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[25]~feeder\, registradores|\G2:2:regb|Temp[25]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[25]\, registradores|\G2:2:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[25]\, registradores|\G2:3:regb|Temp[25], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[25]~feeder\, registradores|\G2:1:regb|Temp[25]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[25]\, registradores|\G2:1:regb|Temp[25], MIPS, 1
instance = comp, \registradores|outData2|Mux6~1\, registradores|outData2|Mux6~1, MIPS, 1
instance = comp, \registradores|outData2|Mux6~2\, registradores|outData2|Mux6~2, MIPS, 1
instance = comp, \PIPE2|Temp[67]\, PIPE2|Temp[67], MIPS, 1
instance = comp, \PIPE4|Temp[30]~DUPLICATE\, PIPE4|Temp[30]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux6~0\, mux_IN_ULA_4_2|Mux6~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[24]\, registradores|\G2:0:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[24]\, registradores|\G2:2:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[24]\, registradores|\G2:3:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[24]~feeder\, registradores|\G2:1:regb|Temp[24]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[24]\, registradores|\G2:1:regb|Temp[24], MIPS, 1
instance = comp, \registradores|outData2|Mux7~1\, registradores|outData2|Mux7~1, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[24]\, registradores|\G2:28:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[24]\, registradores|\G2:31:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[24]\, registradores|\G2:29:regb|Temp[24], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[24]~feeder\, registradores|\G2:30:regb|Temp[24]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[24]\, registradores|\G2:30:regb|Temp[24], MIPS, 1
instance = comp, \registradores|outData2|Mux7~0\, registradores|outData2|Mux7~0, MIPS, 1
instance = comp, \registradores|outData2|Mux7~2\, registradores|outData2|Mux7~2, MIPS, 1
instance = comp, \PIPE2|Temp[66]\, PIPE2|Temp[66], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux7~0\, mux_IN_ULA_4_2|Mux7~0, MIPS, 1
instance = comp, \ULA1|Add0~93\, ULA1|Add0~93, MIPS, 1
instance = comp, \ULA1|Add0~97\, ULA1|Add0~97, MIPS, 1
instance = comp, \ULA1|Mux7~2\, ULA1|Mux7~2, MIPS, 1
instance = comp, \PIPE4|Temp[35]~DUPLICATE\, PIPE4|Temp[35]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[30]\, registradores|\G2:31:regb|Temp[30], MIPS, 1
instance = comp, \PIPE2|Temp[104]~feeder\, PIPE2|Temp[104]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[30]\, registradores|\G2:0:regb|Temp[30], MIPS, 1
instance = comp, \PIPE2|Temp[104]\, PIPE2|Temp[104], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux1~0\, mux_IN_ULA_4_1|Mux1~0, MIPS, 1
instance = comp, \ULA1|Mux1~5\, ULA1|Mux1~5, MIPS, 1
instance = comp, \ULA1|Mux1~1\, ULA1|Mux1~1, MIPS, 1
instance = comp, \ULA1|Mux1~6\, ULA1|Mux1~6, MIPS, 1
instance = comp, \ULA1|Mux1~7\, ULA1|Mux1~7, MIPS, 1
instance = comp, \PIPE4|Temp[34]\, PIPE4|Temp[34], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[29]~feeder\, registradores|\G2:28:regb|Temp[29]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[29]\, registradores|\G2:28:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[29]\, registradores|\G2:31:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[29]\, registradores|\G2:29:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[29]~feeder\, registradores|\G2:30:regb|Temp[29]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[29]\, registradores|\G2:30:regb|Temp[29], MIPS, 1
instance = comp, \registradores|outData2|Mux2~0\, registradores|outData2|Mux2~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[29]~feeder\, registradores|\G2:1:regb|Temp[29]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[29]\, registradores|\G2:1:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[29]~feeder\, registradores|\G2:2:regb|Temp[29]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[29]\, registradores|\G2:2:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[29]\, registradores|\G2:3:regb|Temp[29], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[29]\, registradores|\G2:0:regb|Temp[29], MIPS, 1
instance = comp, \registradores|outData2|Mux2~1\, registradores|outData2|Mux2~1, MIPS, 1
instance = comp, \registradores|outData2|Mux2~2\, registradores|outData2|Mux2~2, MIPS, 1
instance = comp, \PIPE2|Temp[71]\, PIPE2|Temp[71], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux2~0\, mux_IN_ULA_4_2|Mux2~0, MIPS, 1
instance = comp, \rtl~169\, rtl~169, MIPS, 1
instance = comp, \ULA1|Mux1~9\, ULA1|Mux1~9, MIPS, 1
instance = comp, \ULA1|Mux2~4\, ULA1|Mux2~4, MIPS, 1
instance = comp, \ULA1|Mux1~8\, ULA1|Mux1~8, MIPS, 1
instance = comp, \ULA1|Mux2~0\, ULA1|Mux2~0, MIPS, 1
instance = comp, \ULA1|Mux3~3\, ULA1|Mux3~3, MIPS, 1
instance = comp, \ULA1|Mux28~7\, ULA1|Mux28~7, MIPS, 1
instance = comp, \ULA1|Mux19~0\, ULA1|Mux19~0, MIPS, 1
instance = comp, \rtl~41\, rtl~41, MIPS, 1
instance = comp, \rtl~33\, rtl~33, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[11]\, registradores|\G2:2:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[11]\, registradores|\G2:1:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[11]\, registradores|\G2:3:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[11]\, registradores|\G2:0:regb|Temp[11], MIPS, 1
instance = comp, \registradores|outData2|Mux20~1\, registradores|outData2|Mux20~1, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[11]~feeder\, registradores|\G2:30:regb|Temp[11]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[11]\, registradores|\G2:30:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[11]\, registradores|\G2:29:regb|Temp[11], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[11]~feeder\, registradores|\G2:28:regb|Temp[11]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[11]\, registradores|\G2:28:regb|Temp[11], MIPS, 1
instance = comp, \registradores|outData2|Mux20~0\, registradores|outData2|Mux20~0, MIPS, 1
instance = comp, \registradores|outData2|Mux20~2\, registradores|outData2|Mux20~2, MIPS, 1
instance = comp, \PIPE2|Temp[53]\, PIPE2|Temp[53], MIPS, 1
instance = comp, \PIPE4|Temp[16]\, PIPE4|Temp[16], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux20~0\, mux_IN_ULA_4_2|Mux20~0, MIPS, 1
instance = comp, \PIPE4|Temp[10]\, PIPE4|Temp[10], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[5]~feeder\, registradores|\G2:3:regb|Temp[5]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[5]\, registradores|\G2:3:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[5]~feeder\, registradores|\G2:2:regb|Temp[5]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[5]\, registradores|\G2:2:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[5]~feeder\, registradores|\G2:1:regb|Temp[5]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[5]\, registradores|\G2:1:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[5]~feeder\, registradores|\G2:0:regb|Temp[5]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[5]\, registradores|\G2:0:regb|Temp[5], MIPS, 1
instance = comp, \registradores|outData2|Mux26~1\, registradores|outData2|Mux26~1, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[5]~feeder\, registradores|\G2:31:regb|Temp[5]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[5]\, registradores|\G2:31:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[5]\, registradores|\G2:30:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[5]\, registradores|\G2:29:regb|Temp[5], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[5]~feeder\, registradores|\G2:28:regb|Temp[5]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[5]\, registradores|\G2:28:regb|Temp[5], MIPS, 1
instance = comp, \registradores|outData2|Mux26~0\, registradores|outData2|Mux26~0, MIPS, 1
instance = comp, \registradores|outData2|Mux26~2\, registradores|outData2|Mux26~2, MIPS, 1
instance = comp, \PIPE2|Temp[47]\, PIPE2|Temp[47], MIPS, 1
instance = comp, \PIPE4|Temp[10]~DUPLICATE\, PIPE4|Temp[10]~DUPLICATE, MIPS, 1
instance = comp, \PIPE3|Temp[42]\, PIPE3|Temp[42], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux26~0\, mux_IN_ULA_4_2|Mux26~0, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux26~1\, mux_IN_ULA_4_2|Mux26~1, MIPS, 1
instance = comp, \ULA1|Add2~65\, ULA1|Add2~65, MIPS, 1
instance = comp, \rtl~15\, rtl~15, MIPS, 1
instance = comp, \rtl~17\, rtl~17, MIPS, 1
instance = comp, \rtl~13\, rtl~13, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[8]~feeder\, registradores|\G2:31:regb|Temp[8]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[8]\, registradores|\G2:31:regb|Temp[8], MIPS, 1
instance = comp, \PIPE2|Temp[82]~feeder\, PIPE2|Temp[82]~feeder, MIPS, 1
instance = comp, \PIPE4|Temp[13]\, PIPE4|Temp[13], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[8]\, registradores|\G2:0:regb|Temp[8], MIPS, 1
instance = comp, \PIPE2|Temp[82]\, PIPE2|Temp[82], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux23~0\, mux_IN_ULA_4_1|Mux23~0, MIPS, 1
instance = comp, \PIPE4|Temp[33]~DUPLICATE\, PIPE4|Temp[33]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[28]\, registradores|\G2:28:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[28]~feeder\, registradores|\G2:31:regb|Temp[28]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[28]\, registradores|\G2:31:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[28]\, registradores|\G2:29:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[28]~feeder\, registradores|\G2:30:regb|Temp[28]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[28]\, registradores|\G2:30:regb|Temp[28], MIPS, 1
instance = comp, \registradores|outData2|Mux3~0\, registradores|outData2|Mux3~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[28]~feeder\, registradores|\G2:1:regb|Temp[28]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[28]\, registradores|\G2:1:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[28]\, registradores|\G2:2:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[28]\, registradores|\G2:3:regb|Temp[28], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[28]\, registradores|\G2:0:regb|Temp[28], MIPS, 1
instance = comp, \registradores|outData2|Mux3~1\, registradores|outData2|Mux3~1, MIPS, 1
instance = comp, \registradores|outData2|Mux3~2\, registradores|outData2|Mux3~2, MIPS, 1
instance = comp, \PIPE2|Temp[70]\, PIPE2|Temp[70], MIPS, 1
instance = comp, \PIPE4|Temp[33]\, PIPE4|Temp[33], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux3~0\, mux_IN_ULA_4_2|Mux3~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[12]~feeder\, registradores|\G2:1:regb|Temp[12]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[12]\, registradores|\G2:1:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[12]\, registradores|\G2:0:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[12]\, registradores|\G2:3:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[12]~feeder\, registradores|\G2:2:regb|Temp[12]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[12]\, registradores|\G2:2:regb|Temp[12], MIPS, 1
instance = comp, \registradores|outData2|Mux19~1\, registradores|outData2|Mux19~1, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[12]~feeder\, registradores|\G2:30:regb|Temp[12]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[12]\, registradores|\G2:30:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[12]\, registradores|\G2:29:regb|Temp[12], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[12]~feeder\, registradores|\G2:28:regb|Temp[12]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[12]\, registradores|\G2:28:regb|Temp[12], MIPS, 1
instance = comp, \registradores|outData2|Mux19~0\, registradores|outData2|Mux19~0, MIPS, 1
instance = comp, \registradores|outData2|Mux19~2\, registradores|outData2|Mux19~2, MIPS, 1
instance = comp, \PIPE2|Temp[54]\, PIPE2|Temp[54], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux19~0\, mux_IN_ULA_4_2|Mux19~0, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[10]\, registradores|\G2:30:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[10]\, registradores|\G2:29:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[10]~feeder\, registradores|\G2:31:regb|Temp[10]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[10]\, registradores|\G2:31:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[10]\, registradores|\G2:28:regb|Temp[10], MIPS, 1
instance = comp, \registradores|outData2|Mux21~0\, registradores|outData2|Mux21~0, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[10]\, registradores|\G2:2:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[10]\, registradores|\G2:0:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[10]\, registradores|\G2:3:regb|Temp[10], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[10]\, registradores|\G2:1:regb|Temp[10], MIPS, 1
instance = comp, \registradores|outData2|Mux21~1\, registradores|outData2|Mux21~1, MIPS, 1
instance = comp, \registradores|outData2|Mux21~2\, registradores|outData2|Mux21~2, MIPS, 1
instance = comp, \PIPE2|Temp[52]\, PIPE2|Temp[52], MIPS, 1
instance = comp, \PIPE4|Temp[15]~DUPLICATE\, PIPE4|Temp[15]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux21~0\, mux_IN_ULA_4_2|Mux21~0, MIPS, 1
instance = comp, \PIPE4|Temp[14]\, PIPE4|Temp[14], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[9]\, registradores|\G2:1:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[9]\, registradores|\G2:0:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[9]\, registradores|\G2:3:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[9]\, registradores|\G2:2:regb|Temp[9], MIPS, 1
instance = comp, \registradores|outData2|Mux22~1\, registradores|outData2|Mux22~1, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[9]\, registradores|\G2:30:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[9]~feeder\, registradores|\G2:28:regb|Temp[9]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[9]\, registradores|\G2:28:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[9]\, registradores|\G2:29:regb|Temp[9], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[9]\, registradores|\G2:31:regb|Temp[9], MIPS, 1
instance = comp, \registradores|outData2|Mux22~0\, registradores|outData2|Mux22~0, MIPS, 1
instance = comp, \registradores|outData2|Mux22~2\, registradores|outData2|Mux22~2, MIPS, 1
instance = comp, \PIPE2|Temp[51]\, PIPE2|Temp[51], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux22~0\, mux_IN_ULA_4_2|Mux22~0, MIPS, 1
instance = comp, \rtl~52\, rtl~52, MIPS, 1
instance = comp, \PIPE4|Temp[11]~DUPLICATE\, PIPE4|Temp[11]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[6]~feeder\, registradores|\G2:31:regb|Temp[6]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[6]\, registradores|\G2:31:regb|Temp[6], MIPS, 1
instance = comp, \PIPE2|Temp[80]~feeder\, PIPE2|Temp[80]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[6]~feeder\, registradores|\G2:0:regb|Temp[6]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[6]\, registradores|\G2:0:regb|Temp[6], MIPS, 1
instance = comp, \PIPE2|Temp[80]\, PIPE2|Temp[80], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux25~0\, mux_IN_ULA_4_1|Mux25~0, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[7]\, registradores|\G2:31:regb|Temp[7], MIPS, 1
instance = comp, \PIPE2|Temp[81]~feeder\, PIPE2|Temp[81]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[7]~feeder\, registradores|\G2:0:regb|Temp[7]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[7]\, registradores|\G2:0:regb|Temp[7], MIPS, 1
instance = comp, \PIPE2|Temp[81]\, PIPE2|Temp[81], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux24~0\, mux_IN_ULA_4_1|Mux24~0, MIPS, 1
instance = comp, \rtl~53\, rtl~53, MIPS, 1
instance = comp, \rtl~54\, rtl~54, MIPS, 1
instance = comp, \rtl~46\, rtl~46, MIPS, 1
instance = comp, \ULA1|Mux25~0\, ULA1|Mux25~0, MIPS, 1
instance = comp, \ULA1|Mux17~3\, ULA1|Mux17~3, MIPS, 1
instance = comp, \ULA1|Add2~93\, ULA1|Add2~93, MIPS, 1
instance = comp, \ULA1|Add2~101\, ULA1|Add2~101, MIPS, 1
instance = comp, \ULA1|Add2~89\, ULA1|Add2~89, MIPS, 1
instance = comp, \ULA1|Add2~97\, ULA1|Add2~97, MIPS, 1
instance = comp, \ULA1|Add2~113\, ULA1|Add2~113, MIPS, 1
instance = comp, \ULA1|Add2~109\, ULA1|Add2~109, MIPS, 1
instance = comp, \ULA1|Add2~121\, ULA1|Add2~121, MIPS, 1
instance = comp, \ULA1|Add2~125\, ULA1|Add2~125, MIPS, 1
instance = comp, \ULA1|Add2~129\, ULA1|Add2~129, MIPS, 1
instance = comp, \ULA1|Add2~117\, ULA1|Add2~117, MIPS, 1
instance = comp, \ULA1|ShiftRight0~3\, ULA1|ShiftRight0~3, MIPS, 1
instance = comp, \ULA1|ShiftRight0~4\, ULA1|ShiftRight0~4, MIPS, 1
instance = comp, \ULA1|Mux17~8\, ULA1|Mux17~8, MIPS, 1
instance = comp, \ULA1|Mux25~1\, ULA1|Mux25~1, MIPS, 1
instance = comp, \rtl~172\, rtl~172, MIPS, 1
instance = comp, \PIPE4|Temp[32]\, PIPE4|Temp[32], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[27]\, registradores|\G2:31:regb|Temp[27], MIPS, 1
instance = comp, \PIPE2|Temp[101]~feeder\, PIPE2|Temp[101]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[27]\, registradores|\G2:0:regb|Temp[27], MIPS, 1
instance = comp, \PIPE2|Temp[101]\, PIPE2|Temp[101], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux4~0\, mux_IN_ULA_4_1|Mux4~0, MIPS, 1
instance = comp, \rtl~47\, rtl~47, MIPS, 1
instance = comp, \rtl~48\, rtl~48, MIPS, 1
instance = comp, \rtl~177\, rtl~177, MIPS, 1
instance = comp, \rtl~94\, rtl~94, MIPS, 1
instance = comp, \rtl~171\, rtl~171, MIPS, 1
instance = comp, \rtl~178\, rtl~178, MIPS, 1
instance = comp, \ULA1|Mux19~1\, ULA1|Mux19~1, MIPS, 1
instance = comp, \rtl~57\, rtl~57, MIPS, 1
instance = comp, \ULA1|ShiftRight2~1\, ULA1|ShiftRight2~1, MIPS, 1
instance = comp, \rtl~56\, rtl~56, MIPS, 1
instance = comp, \rtl~93\, rtl~93, MIPS, 1
instance = comp, \rtl~59\, rtl~59, MIPS, 1
instance = comp, \rtl~55\, rtl~55, MIPS, 1
instance = comp, \rtl~60\, rtl~60, MIPS, 1
instance = comp, \rtl~61\, rtl~61, MIPS, 1
instance = comp, \ULA1|Mux25~2\, ULA1|Mux25~2, MIPS, 1
instance = comp, \ULA1|Mux19~3\, ULA1|Mux19~3, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~0\, ULA1|ShiftLeft0~0, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~4\, ULA1|ShiftLeft0~4, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~2\, ULA1|ShiftLeft0~2, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~1\, ULA1|ShiftLeft0~1, MIPS, 1
instance = comp, \ULA1|Mux17~5\, ULA1|Mux17~5, MIPS, 1
instance = comp, \ULA1|Mux19~4\, ULA1|Mux19~4, MIPS, 1
instance = comp, \ULA1|Mux17~6\, ULA1|Mux17~6, MIPS, 1
instance = comp, \ULA1|Add0~9\, ULA1|Add0~9, MIPS, 1
instance = comp, \ULA1|Add0~13\, ULA1|Add0~13, MIPS, 1
instance = comp, \ULA1|Add0~17\, ULA1|Add0~17, MIPS, 1
instance = comp, \ULA1|Add0~21\, ULA1|Add0~21, MIPS, 1
instance = comp, \ULA1|Add0~25\, ULA1|Add0~25, MIPS, 1
instance = comp, \ULA1|Mux25~3\, ULA1|Mux25~3, MIPS, 1
instance = comp, \ULA1|Mux25~4\, ULA1|Mux25~4, MIPS, 1
instance = comp, \ULA1|Mux25~5\, ULA1|Mux25~5, MIPS, 1
instance = comp, \ULA1|Mux25~6\, ULA1|Mux25~6, MIPS, 1
instance = comp, \PIPE3|Temp[43]~DUPLICATE\, PIPE3|Temp[43]~DUPLICATE, MIPS, 1
instance = comp, \PIPE4|Temp[11]\, PIPE4|Temp[11], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[6]~feeder\, registradores|\G2:28:regb|Temp[6]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[6]\, registradores|\G2:28:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[6]\, registradores|\G2:29:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[6]\, registradores|\G2:30:regb|Temp[6], MIPS, 1
instance = comp, \registradores|outData2|Mux25~0\, registradores|outData2|Mux25~0, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[6]\, registradores|\G2:2:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[6]\, registradores|\G2:3:regb|Temp[6], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[6]~feeder\, registradores|\G2:1:regb|Temp[6]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[6]\, registradores|\G2:1:regb|Temp[6], MIPS, 1
instance = comp, \registradores|outData2|Mux25~1\, registradores|outData2|Mux25~1, MIPS, 1
instance = comp, \registradores|outData2|Mux25~2\, registradores|outData2|Mux25~2, MIPS, 1
instance = comp, \PIPE2|Temp[48]~DUPLICATE\, PIPE2|Temp[48]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[16]\, PIPE2|Temp[16], MIPS, 1
instance = comp, \PIPE2|Temp[48]\, PIPE2|Temp[48], MIPS, 1
instance = comp, \PIPE3|Temp[43]\, PIPE3|Temp[43], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux25~0\, mux_IN_ULA_4_2|Mux25~0, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux25~1\, mux_IN_ULA_4_2|Mux25~1, MIPS, 1
instance = comp, \ULA1|Add2~69\, ULA1|Add2~69, MIPS, 1
instance = comp, \ULA1|Add2~73\, ULA1|Add2~73, MIPS, 1
instance = comp, \ULA1|Add2~77\, ULA1|Add2~77, MIPS, 1
instance = comp, \ULA1|Add2~81\, ULA1|Add2~81, MIPS, 1
instance = comp, \ULA1|Add2~85\, ULA1|Add2~85, MIPS, 1
instance = comp, \ULA1|Add2~45\, ULA1|Add2~45, MIPS, 1
instance = comp, \ULA1|Add2~49\, ULA1|Add2~49, MIPS, 1
instance = comp, \ULA1|Add2~53\, ULA1|Add2~53, MIPS, 1
instance = comp, \ULA1|Add2~57\, ULA1|Add2~57, MIPS, 1
instance = comp, \ULA1|Add2~61\, ULA1|Add2~61, MIPS, 1
instance = comp, \ULA1|Add2~25\, ULA1|Add2~25, MIPS, 1
instance = comp, \ULA1|Add2~29\, ULA1|Add2~29, MIPS, 1
instance = comp, \ULA1|Add2~33\, ULA1|Add2~33, MIPS, 1
instance = comp, \ULA1|Add2~37\, ULA1|Add2~37, MIPS, 1
instance = comp, \ULA1|Add2~105\, ULA1|Add2~105, MIPS, 1
instance = comp, \ULA1|ShiftRight0~11\, ULA1|ShiftRight0~11, MIPS, 1
instance = comp, \ULA1|ShiftRight0~12\, ULA1|ShiftRight0~12, MIPS, 1
instance = comp, \ULA1|ShiftRight0~13\, ULA1|ShiftRight0~13, MIPS, 1
instance = comp, \ULA1|Mux19~2\, ULA1|Mux19~2, MIPS, 1
instance = comp, \rtl~170\, rtl~170, MIPS, 1
instance = comp, \rtl~34\, rtl~34, MIPS, 1
instance = comp, \rtl~187\, rtl~187, MIPS, 1
instance = comp, \rtl~35\, rtl~35, MIPS, 1
instance = comp, \ULA1|Mux22~3\, ULA1|Mux22~3, MIPS, 1
instance = comp, \ULA1|Add0~29\, ULA1|Add0~29, MIPS, 1
instance = comp, \ULA1|Add0~33\, ULA1|Add0~33, MIPS, 1
instance = comp, \ULA1|Add0~37\, ULA1|Add0~37, MIPS, 1
instance = comp, \ULA1|Mux22~4\, ULA1|Mux22~4, MIPS, 1
instance = comp, \ULA1|Mux22~5\, ULA1|Mux22~5, MIPS, 1
instance = comp, \ULA1|Add2~41\, ULA1|Add2~41, MIPS, 1
instance = comp, \ULA1|ShiftRight0~14\, ULA1|ShiftRight0~14, MIPS, 1
instance = comp, \ULA1|ShiftRight0~15\, ULA1|ShiftRight0~15, MIPS, 1
instance = comp, \ULA1|ShiftRight0~5\, ULA1|ShiftRight0~5, MIPS, 1
instance = comp, \ULA1|ShiftRight0~6\, ULA1|ShiftRight0~6, MIPS, 1
instance = comp, \ULA1|ShiftRight0~7\, ULA1|ShiftRight0~7, MIPS, 1
instance = comp, \ULA1|ShiftRight0~8\, ULA1|ShiftRight0~8, MIPS, 1
instance = comp, \rtl~23\, rtl~23, MIPS, 1
instance = comp, \rtl~185\, rtl~185, MIPS, 1
instance = comp, \rtl~121\, rtl~121, MIPS, 1
instance = comp, \rtl~168\, rtl~168, MIPS, 1
instance = comp, \rtl~186\, rtl~186, MIPS, 1
instance = comp, \ULA1|Mux22~2\, ULA1|Mux22~2, MIPS, 1
instance = comp, \ULA1|Mux17~2\, ULA1|Mux17~2, MIPS, 1
instance = comp, \rtl~24\, rtl~24, MIPS, 1
instance = comp, \rtl~22\, rtl~22, MIPS, 1
instance = comp, \rtl~30\, rtl~30, MIPS, 1
instance = comp, \rtl~32\, rtl~32, MIPS, 1
instance = comp, \ULA1|Mux22~0\, ULA1|Mux22~0, MIPS, 1
instance = comp, \ULA1|Mux22~1\, ULA1|Mux22~1, MIPS, 1
instance = comp, \ULA1|Mux22~6\, ULA1|Mux22~6, MIPS, 1
instance = comp, \PIPE3|Temp[46]\, PIPE3|Temp[46], MIPS, 1
instance = comp, \PIPE2|Temp[83]~feeder\, PIPE2|Temp[83]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[83]\, PIPE2|Temp[83], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux22~0\, mux_IN_ULA_4_1|Mux22~0, MIPS, 1
instance = comp, \rtl~11\, rtl~11, MIPS, 1
instance = comp, \ULA1|Mux23~3\, ULA1|Mux23~3, MIPS, 1
instance = comp, \ULA1|Mux23~4\, ULA1|Mux23~4, MIPS, 1
instance = comp, \ULA1|Mux23~5\, ULA1|Mux23~5, MIPS, 1
instance = comp, \rtl~6\, rtl~6, MIPS, 1
instance = comp, \rtl~182\, rtl~182, MIPS, 1
instance = comp, \rtl~112\, rtl~112, MIPS, 1
instance = comp, \rtl~183\, rtl~183, MIPS, 1
instance = comp, \ULA1|Mux23~2\, ULA1|Mux23~2, MIPS, 1
instance = comp, \rtl~3\, rtl~3, MIPS, 1
instance = comp, \rtl~7\, rtl~7, MIPS, 1
instance = comp, \rtl~1\, rtl~1, MIPS, 1
instance = comp, \rtl~5\, rtl~5, MIPS, 1
instance = comp, \ULA1|Mux23~0\, ULA1|Mux23~0, MIPS, 1
instance = comp, \ULA1|Mux23~1\, ULA1|Mux23~1, MIPS, 1
instance = comp, \ULA1|Mux23~6\, ULA1|Mux23~6, MIPS, 1
instance = comp, \PIPE3|Temp[45]\, PIPE3|Temp[45], MIPS, 1
instance = comp, \PIPE4|Temp[13]~feeder\, PIPE4|Temp[13]~feeder, MIPS, 1
instance = comp, \PIPE4|Temp[13]~DUPLICATE\, PIPE4|Temp[13]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[8]\, registradores|\G2:30:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[8]\, registradores|\G2:28:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[8]\, registradores|\G2:29:regb|Temp[8], MIPS, 1
instance = comp, \registradores|outData2|Mux23~0\, registradores|outData2|Mux23~0, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[8]~feeder\, registradores|\G2:3:regb|Temp[8]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[8]\, registradores|\G2:3:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[8]\, registradores|\G2:1:regb|Temp[8], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[8]\, registradores|\G2:2:regb|Temp[8], MIPS, 1
instance = comp, \registradores|outData2|Mux23~1\, registradores|outData2|Mux23~1, MIPS, 1
instance = comp, \registradores|outData2|Mux23~2\, registradores|outData2|Mux23~2, MIPS, 1
instance = comp, \PIPE2|Temp[50]\, PIPE2|Temp[50], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux23~1\, mux_IN_ULA_4_2|Mux23~1, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux23~0\, mux_IN_ULA_4_2|Mux23~0, MIPS, 1
instance = comp, \ULA1|ShiftRight0~16\, ULA1|ShiftRight0~16, MIPS, 1
instance = comp, \ULA1|ShiftRight0~17\, ULA1|ShiftRight0~17, MIPS, 1
instance = comp, \ULA1|ShiftRight0~9\, ULA1|ShiftRight0~9, MIPS, 1
instance = comp, \ULA1|Mux21~7\, ULA1|Mux21~7, MIPS, 1
instance = comp, \ULA1|Mux21~8\, ULA1|Mux21~8, MIPS, 1
instance = comp, \ULA1|Mux21~0\, ULA1|Mux21~0, MIPS, 1
instance = comp, \ULA1|Mux21~1\, ULA1|Mux21~1, MIPS, 1
instance = comp, \rtl~188\, rtl~188, MIPS, 1
instance = comp, \rtl~130\, rtl~130, MIPS, 1
instance = comp, \rtl~189\, rtl~189, MIPS, 1
instance = comp, \ULA1|Mux21~2\, ULA1|Mux21~2, MIPS, 1
instance = comp, \rtl~190\, rtl~190, MIPS, 1
instance = comp, \ULA1|Mux21~3\, ULA1|Mux21~3, MIPS, 1
instance = comp, \ULA1|Add0~41\, ULA1|Add0~41, MIPS, 1
instance = comp, \ULA1|Mux21~4\, ULA1|Mux21~4, MIPS, 1
instance = comp, \ULA1|Mux21~5\, ULA1|Mux21~5, MIPS, 1
instance = comp, \ULA1|Mux21~6\, ULA1|Mux21~6, MIPS, 1
instance = comp, \PIPE3|Temp[47]\, PIPE3|Temp[47], MIPS, 1
instance = comp, \PIPE4|Temp[15]\, PIPE4|Temp[15], MIPS, 1
instance = comp, \PIPE2|Temp[84]~feeder\, PIPE2|Temp[84]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[84]\, PIPE2|Temp[84], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux21~0\, mux_IN_ULA_4_1|Mux21~0, MIPS, 1
instance = comp, \ULA1|Add0~45\, ULA1|Add0~45, MIPS, 1
instance = comp, \ULA1|Mux20~3\, ULA1|Mux20~3, MIPS, 1
instance = comp, \rtl~74\, rtl~74, MIPS, 1
instance = comp, \rtl~70\, rtl~70, MIPS, 1
instance = comp, \rtl~76\, rtl~76, MIPS, 1
instance = comp, \ULA1|Mux20~4\, ULA1|Mux20~4, MIPS, 1
instance = comp, \rtl~71\, rtl~71, MIPS, 1
instance = comp, \ULA1|ShiftRight2~2\, ULA1|ShiftRight2~2, MIPS, 1
instance = comp, \ULA1|Mux20~5\, ULA1|Mux20~5, MIPS, 1
instance = comp, \ULA1|Mux20~6\, ULA1|Mux20~6, MIPS, 1
instance = comp, \ULA1|ShiftRight0~10\, ULA1|ShiftRight0~10, MIPS, 1
instance = comp, \rtl~64\, rtl~64, MIPS, 1
instance = comp, \rtl~191\, rtl~191, MIPS, 1
instance = comp, \rtl~137\, rtl~137, MIPS, 1
instance = comp, \rtl~62\, rtl~62, MIPS, 1
instance = comp, \rtl~103\, rtl~103, MIPS, 1
instance = comp, \rtl~192\, rtl~192, MIPS, 1
instance = comp, \ULA1|Mux20~2\, ULA1|Mux20~2, MIPS, 1
instance = comp, \rtl~67\, rtl~67, MIPS, 1
instance = comp, \rtl~65\, rtl~65, MIPS, 1
instance = comp, \rtl~69\, rtl~69, MIPS, 1
instance = comp, \rtl~63\, rtl~63, MIPS, 1
instance = comp, \ULA1|Mux20~0\, ULA1|Mux20~0, MIPS, 1
instance = comp, \ULA1|Mux20~1\, ULA1|Mux20~1, MIPS, 1
instance = comp, \ULA1|Mux20~7\, ULA1|Mux20~7, MIPS, 1
instance = comp, \PIPE3|Temp[48]\, PIPE3|Temp[48], MIPS, 1
instance = comp, \PIPE4|Temp[16]~DUPLICATE\, PIPE4|Temp[16]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[11]\, registradores|\G2:31:regb|Temp[11], MIPS, 1
instance = comp, \PIPE2|Temp[85]~feeder\, PIPE2|Temp[85]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[85]\, PIPE2|Temp[85], MIPS, 1
instance = comp, \PIPE3|Temp[48]~DUPLICATE\, PIPE3|Temp[48]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux20~0\, mux_IN_ULA_4_1|Mux20~0, MIPS, 1
instance = comp, \rtl~39\, rtl~39, MIPS, 1
instance = comp, \rtl~40\, rtl~40, MIPS, 1
instance = comp, \ULA1|Mux26~3\, ULA1|Mux26~3, MIPS, 1
instance = comp, \rtl~85\, rtl~85, MIPS, 1
instance = comp, \ULA1|Mux26~4\, ULA1|Mux26~4, MIPS, 1
instance = comp, \ULA1|Mux26~5\, ULA1|Mux26~5, MIPS, 1
instance = comp, \rtl~175\, rtl~175, MIPS, 1
instance = comp, \rtl~176\, rtl~176, MIPS, 1
instance = comp, \ULA1|Mux26~2\, ULA1|Mux26~2, MIPS, 1
instance = comp, \rtl~31\, rtl~31, MIPS, 1
instance = comp, \ULA1|Mux26~0\, ULA1|Mux26~0, MIPS, 1
instance = comp, \ULA1|Mux26~1\, ULA1|Mux26~1, MIPS, 1
instance = comp, \ULA1|Mux26~6\, ULA1|Mux26~6, MIPS, 1
instance = comp, \PIPE3|Temp[42]~DUPLICATE\, PIPE3|Temp[42]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[79]~feeder\, PIPE2|Temp[79]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[5]~DUPLICATE\, registradores|\G2:0:regb|Temp[5]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[79]\, PIPE2|Temp[79], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux26~0\, mux_IN_ULA_4_1|Mux26~0, MIPS, 1
instance = comp, \rtl~86\, rtl~86, MIPS, 1
instance = comp, \rtl~146\, rtl~146, MIPS, 1
instance = comp, \rtl~147\, rtl~147, MIPS, 1
instance = comp, \rtl~155\, rtl~155, MIPS, 1
instance = comp, \ULA1|Mux28~8\, ULA1|Mux28~8, MIPS, 1
instance = comp, \ULA1|Mux1~2\, ULA1|Mux1~2, MIPS, 1
instance = comp, \ULA1|Mux1~3\, ULA1|Mux1~3, MIPS, 1
instance = comp, \rtl~159\, rtl~159, MIPS, 1
instance = comp, \ULA1|Mux2~2\, ULA1|Mux2~2, MIPS, 1
instance = comp, \rtl~163\, rtl~163, MIPS, 1
instance = comp, \ULA1|Mux2~3\, ULA1|Mux2~3, MIPS, 1
instance = comp, \ULA1|Mux1~4\, ULA1|Mux1~4, MIPS, 1
instance = comp, \ULA1|Mux3~5\, ULA1|Mux3~5, MIPS, 1
instance = comp, \ULA1|ShiftRight2~3\, ULA1|ShiftRight2~3, MIPS, 1
instance = comp, \ULA1|Mux2~1\, ULA1|Mux2~1, MIPS, 1
instance = comp, \ULA1|Mux2~5\, ULA1|Mux2~5, MIPS, 1
instance = comp, \ULA1|Add0~105\, ULA1|Add0~105, MIPS, 1
instance = comp, \ULA1|Add0~109\, ULA1|Add0~109, MIPS, 1
instance = comp, \ULA1|Add0~113\, ULA1|Add0~113, MIPS, 1
instance = comp, \ULA1|Add0~117\, ULA1|Add0~117, MIPS, 1
instance = comp, \ULA1|Mux2~6\, ULA1|Mux2~6, MIPS, 1
instance = comp, \ULA1|Mux2~7\, ULA1|Mux2~7, MIPS, 1
instance = comp, \PIPE3|Temp[66]\, PIPE3|Temp[66], MIPS, 1
instance = comp, \PIPE4|Temp[34]~DUPLICATE\, PIPE4|Temp[34]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[103]~feeder\, PIPE2|Temp[103]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[103]\, PIPE2|Temp[103], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux2~0\, mux_IN_ULA_4_1|Mux2~0, MIPS, 1
instance = comp, \rtl~18\, rtl~18, MIPS, 1
instance = comp, \rtl~16\, rtl~16, MIPS, 1
instance = comp, \rtl~184\, rtl~184, MIPS, 1
instance = comp, \ULA1|Mux7~4\, ULA1|Mux7~4, MIPS, 1
instance = comp, \rtl~144\, rtl~144, MIPS, 1
instance = comp, \rtl~154\, rtl~154, MIPS, 1
instance = comp, \rtl~162\, rtl~162, MIPS, 1
instance = comp, \rtl~158\, rtl~158, MIPS, 1
instance = comp, \ULA1|Mux7~0\, ULA1|Mux7~0, MIPS, 1
instance = comp, \ULA1|Mux7~5\, ULA1|Mux7~5, MIPS, 1
instance = comp, \ULA1|Mux14~0\, ULA1|Mux14~0, MIPS, 1
instance = comp, \ULA1|Mux14~1\, ULA1|Mux14~1, MIPS, 1
instance = comp, \ULA1|Mux7~1\, ULA1|Mux7~1, MIPS, 1
instance = comp, \ULA1|Mux7~3\, ULA1|Mux7~3, MIPS, 1
instance = comp, \PIPE3|Temp[61]\, PIPE3|Temp[61], MIPS, 1
instance = comp, \PIPE4|Temp[29]\, PIPE4|Temp[29], MIPS, 1
instance = comp, \PIPE2|Temp[98]~feeder\, PIPE2|Temp[98]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[24]~DUPLICATE\, registradores|\G2:0:regb|Temp[24]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[98]\, PIPE2|Temp[98], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux7~0\, mux_IN_ULA_4_1|Mux7~0, MIPS, 1
instance = comp, \ULA1|Add0~101\, ULA1|Add0~101, MIPS, 1
instance = comp, \ULA1|Mux6~3\, ULA1|Mux6~3, MIPS, 1
instance = comp, \ULA1|Mux6~0\, ULA1|Mux6~0, MIPS, 1
instance = comp, \ULA1|Mux6~4\, ULA1|Mux6~4, MIPS, 1
instance = comp, \ULA1|Mux6~1\, ULA1|Mux6~1, MIPS, 1
instance = comp, \ULA1|Mux6~2\, ULA1|Mux6~2, MIPS, 1
instance = comp, \PIPE3|Temp[62]~DUPLICATE\, PIPE3|Temp[62]~DUPLICATE, MIPS, 1
instance = comp, \PIPE4|Temp[30]\, PIPE4|Temp[30], MIPS, 1
instance = comp, \PIPE2|Temp[99]~feeder\, PIPE2|Temp[99]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[99]\, PIPE2|Temp[99], MIPS, 1
instance = comp, \PIPE3|Temp[62]\, PIPE3|Temp[62], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux6~0\, mux_IN_ULA_4_1|Mux6~0, MIPS, 1
instance = comp, \ULA1|Mux5~3\, ULA1|Mux5~3, MIPS, 1
instance = comp, \rtl~164\, rtl~164, MIPS, 1
instance = comp, \rtl~160\, rtl~160, MIPS, 1
instance = comp, \rtl~148\, rtl~148, MIPS, 1
instance = comp, \ULA1|Mux5~0\, ULA1|Mux5~0, MIPS, 1
instance = comp, \ULA1|Mux5~4\, ULA1|Mux5~4, MIPS, 1
instance = comp, \ULA1|Mux5~1\, ULA1|Mux5~1, MIPS, 1
instance = comp, \ULA1|Mux5~2\, ULA1|Mux5~2, MIPS, 1
instance = comp, \PIPE3|Temp[63]\, PIPE3|Temp[63], MIPS, 1
instance = comp, \PIPE2|Temp[100]~feeder\, PIPE2|Temp[100]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[100]\, PIPE2|Temp[100], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux5~0\, mux_IN_ULA_4_1|Mux5~0, MIPS, 1
instance = comp, \ULA1|Mux3~1\, ULA1|Mux3~1, MIPS, 1
instance = comp, \rtl~145\, rtl~145, MIPS, 1
instance = comp, \ULA1|Mux3~2\, ULA1|Mux3~2, MIPS, 1
instance = comp, \ULA1|Mux3~4\, ULA1|Mux3~4, MIPS, 1
instance = comp, \ULA1|Mux3~0\, ULA1|Mux3~0, MIPS, 1
instance = comp, \ULA1|Mux3~6\, ULA1|Mux3~6, MIPS, 1
instance = comp, \ULA1|Mux3~7\, ULA1|Mux3~7, MIPS, 1
instance = comp, \ULA1|Mux3~8\, ULA1|Mux3~8, MIPS, 1
instance = comp, \PIPE3|Temp[65]\, PIPE3|Temp[65], MIPS, 1
instance = comp, \PIPE2|Temp[102]~feeder\, PIPE2|Temp[102]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[102]\, PIPE2|Temp[102], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux3~0\, mux_IN_ULA_4_1|Mux3~0, MIPS, 1
instance = comp, \rtl~8\, rtl~8, MIPS, 1
instance = comp, \rtl~173\, rtl~173, MIPS, 1
instance = comp, \ULA1|Mux11~0\, ULA1|Mux11~0, MIPS, 1
instance = comp, \ULA1|Mux11~5\, ULA1|Mux11~5, MIPS, 1
instance = comp, \rtl~77\, rtl~77, MIPS, 1
instance = comp, \ULA1|Mux11~4\, ULA1|Mux11~4, MIPS, 1
instance = comp, \ULA1|Mux11~1\, ULA1|Mux11~1, MIPS, 1
instance = comp, \ULA1|Mux11~3\, ULA1|Mux11~3, MIPS, 1
instance = comp, \PIPE3|Temp[57]\, PIPE3|Temp[57], MIPS, 1
instance = comp, \PIPE4|Temp[25]\, PIPE4|Temp[25], MIPS, 1
instance = comp, \PIPE2|Temp[94]~feeder\, PIPE2|Temp[94]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[94]\, PIPE2|Temp[94], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux11~0\, mux_IN_ULA_4_1|Mux11~0, MIPS, 1
instance = comp, \ULA1|Add0~85\, ULA1|Add0~85, MIPS, 1
instance = comp, \ULA1|Mux10~2\, ULA1|Mux10~2, MIPS, 1
instance = comp, \ULA1|Mux10~0\, ULA1|Mux10~0, MIPS, 1
instance = comp, \ULA1|Mux10~5\, ULA1|Mux10~5, MIPS, 1
instance = comp, \ULA1|Mux10~4\, ULA1|Mux10~4, MIPS, 1
instance = comp, \ULA1|Mux10~1\, ULA1|Mux10~1, MIPS, 1
instance = comp, \ULA1|Mux10~3\, ULA1|Mux10~3, MIPS, 1
instance = comp, \PIPE3|Temp[58]\, PIPE3|Temp[58], MIPS, 1
instance = comp, \PIPE4|Temp[26]~DUPLICATE\, PIPE4|Temp[26]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[21]\, registradores|\G2:31:regb|Temp[21], MIPS, 1
instance = comp, \PIPE2|Temp[95]~feeder\, PIPE2|Temp[95]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[95]\, PIPE2|Temp[95], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux10~0\, mux_IN_ULA_4_1|Mux10~0, MIPS, 1
instance = comp, \ULA1|Add0~89\, ULA1|Add0~89, MIPS, 1
instance = comp, \ULA1|Mux9~2\, ULA1|Mux9~2, MIPS, 1
instance = comp, \ULA1|Mux9~0\, ULA1|Mux9~0, MIPS, 1
instance = comp, \ULA1|Mux9~5\, ULA1|Mux9~5, MIPS, 1
instance = comp, \ULA1|Mux9~4\, ULA1|Mux9~4, MIPS, 1
instance = comp, \ULA1|Mux9~1\, ULA1|Mux9~1, MIPS, 1
instance = comp, \ULA1|Mux9~3\, ULA1|Mux9~3, MIPS, 1
instance = comp, \PIPE3|Temp[59]\, PIPE3|Temp[59], MIPS, 1
instance = comp, \PIPE4|Temp[27]~DUPLICATE\, PIPE4|Temp[27]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[22]\, registradores|\G2:31:regb|Temp[22], MIPS, 1
instance = comp, \PIPE2|Temp[96]~feeder\, PIPE2|Temp[96]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[22]\, registradores|\G2:0:regb|Temp[22], MIPS, 1
instance = comp, \PIPE2|Temp[96]\, PIPE2|Temp[96], MIPS, 1
instance = comp, \PIPE3|Temp[59]~DUPLICATE\, PIPE3|Temp[59]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux9~0\, mux_IN_ULA_4_1|Mux9~0, MIPS, 1
instance = comp, \ULA1|Mux8~2\, ULA1|Mux8~2, MIPS, 1
instance = comp, \rtl~181\, rtl~181, MIPS, 1
instance = comp, \ULA1|Mux8~4\, ULA1|Mux8~4, MIPS, 1
instance = comp, \rtl~161\, rtl~161, MIPS, 1
instance = comp, \ULA1|Mux8~0\, ULA1|Mux8~0, MIPS, 1
instance = comp, \rtl~180\, rtl~180, MIPS, 1
instance = comp, \rtl~179\, rtl~179, MIPS, 1
instance = comp, \ULA1|Mux8~5\, ULA1|Mux8~5, MIPS, 1
instance = comp, \ULA1|Mux8~1\, ULA1|Mux8~1, MIPS, 1
instance = comp, \ULA1|Mux8~3\, ULA1|Mux8~3, MIPS, 1
instance = comp, \PIPE3|Temp[60]\, PIPE3|Temp[60], MIPS, 1
instance = comp, \PIPE4|Temp[28]\, PIPE4|Temp[28], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[23]\, registradores|\G2:31:regb|Temp[23], MIPS, 1
instance = comp, \PIPE2|Temp[97]~feeder\, PIPE2|Temp[97]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[97]\, PIPE2|Temp[97], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux8~0\, mux_IN_ULA_4_1|Mux8~0, MIPS, 1
instance = comp, \rtl~72\, rtl~72, MIPS, 1
instance = comp, \rtl~73\, rtl~73, MIPS, 1
instance = comp, \ULA1|sig_output~11\, ULA1|sig_output~11, MIPS, 1
instance = comp, \ULA1|Mux12~0\, ULA1|Mux12~0, MIPS, 1
instance = comp, \rtl~66\, rtl~66, MIPS, 1
instance = comp, \ULA1|Mux14~15\, ULA1|Mux14~15, MIPS, 1
instance = comp, \ULA1|Mux14~11\, ULA1|Mux14~11, MIPS, 1
instance = comp, \ULA1|Mux12~1\, ULA1|Mux12~1, MIPS, 1
instance = comp, \ULA1|Mux12~2\, ULA1|Mux12~2, MIPS, 1
instance = comp, \ULA1|Mux12~3\, ULA1|Mux12~3, MIPS, 1
instance = comp, \PIPE3|Temp[56]\, PIPE3|Temp[56], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[19]\, registradores|\G2:31:regb|Temp[19], MIPS, 1
instance = comp, \PIPE2|Temp[93]~feeder\, PIPE2|Temp[93]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[19]\, registradores|\G2:0:regb|Temp[19], MIPS, 1
instance = comp, \PIPE2|Temp[93]\, PIPE2|Temp[93], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux12~0\, mux_IN_ULA_4_1|Mux12~0, MIPS, 1
instance = comp, \rtl~157\, rtl~157, MIPS, 1
instance = comp, \rtl~165\, rtl~165, MIPS, 1
instance = comp, \ULA1|Mux4~0\, ULA1|Mux4~0, MIPS, 1
instance = comp, \ULA1|Mux4~5\, ULA1|Mux4~5, MIPS, 1
instance = comp, \ULA1|Mux4~4\, ULA1|Mux4~4, MIPS, 1
instance = comp, \ULA1|Mux4~1\, ULA1|Mux4~1, MIPS, 1
instance = comp, \ULA1|Mux4~2\, ULA1|Mux4~2, MIPS, 1
instance = comp, \ULA1|Mux4~3\, ULA1|Mux4~3, MIPS, 1
instance = comp, \PIPE3|Temp[64]\, PIPE3|Temp[64], MIPS, 1
instance = comp, \PIPE4|Temp[32]~DUPLICATE\, PIPE4|Temp[32]~DUPLICATE, MIPS, 1
instance = comp, \PIPE3|Temp[64]~DUPLICATE\, PIPE3|Temp[64]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[27]\, registradores|\G2:28:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[27]~feeder\, registradores|\G2:30:regb|Temp[27]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[27]\, registradores|\G2:30:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[27]\, registradores|\G2:29:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[27]~DUPLICATE\, registradores|\G2:31:regb|Temp[27]~DUPLICATE, MIPS, 1
instance = comp, \registradores|outData2|Mux4~0\, registradores|outData2|Mux4~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[27]~feeder\, registradores|\G2:1:regb|Temp[27]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[27]\, registradores|\G2:1:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[27]\, registradores|\G2:2:regb|Temp[27], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[27]\, registradores|\G2:3:regb|Temp[27], MIPS, 1
instance = comp, \registradores|outData2|Mux4~1\, registradores|outData2|Mux4~1, MIPS, 1
instance = comp, \registradores|outData2|Mux4~2\, registradores|outData2|Mux4~2, MIPS, 1
instance = comp, \PIPE2|Temp[69]\, PIPE2|Temp[69], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux4~0\, mux_IN_ULA_4_2|Mux4~0, MIPS, 1
instance = comp, \ULA1|ShiftRight0~0\, ULA1|ShiftRight0~0, MIPS, 1
instance = comp, \ULA1|ShiftRight0~1\, ULA1|ShiftRight0~1, MIPS, 1
instance = comp, \ULA1|ShiftRight0~2\, ULA1|ShiftRight0~2, MIPS, 1
instance = comp, \ULA1|Mux19~6\, ULA1|Mux19~6, MIPS, 1
instance = comp, \ULA1|Mux19~14\, ULA1|Mux19~14, MIPS, 1
instance = comp, \ULA1|Mux19~5\, ULA1|Mux19~5, MIPS, 1
instance = comp, \ULA1|Mux19~11\, ULA1|Mux19~11, MIPS, 1
instance = comp, \ULA1|Add0~49\, ULA1|Add0~49, MIPS, 1
instance = comp, \ULA1|Mux19~9\, ULA1|Mux19~9, MIPS, 1
instance = comp, \ULA1|Mux19~10\, ULA1|Mux19~10, MIPS, 1
instance = comp, \ULA1|Mux19~12\, ULA1|Mux19~12, MIPS, 1
instance = comp, \ULA1|Mux19~8\, ULA1|Mux19~8, MIPS, 1
instance = comp, \ULA1|Mux19~13\, ULA1|Mux19~13, MIPS, 1
instance = comp, \PIPE3|Temp[49]\, PIPE3|Temp[49], MIPS, 1
instance = comp, \PIPE4|Temp[17]\, PIPE4|Temp[17], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[12]\, registradores|\G2:31:regb|Temp[12], MIPS, 1
instance = comp, \PIPE2|Temp[86]~feeder\, PIPE2|Temp[86]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[86]\, PIPE2|Temp[86], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux19~0\, mux_IN_ULA_4_1|Mux19~0, MIPS, 1
instance = comp, \ULA1|Add0~53\, ULA1|Add0~53, MIPS, 1
instance = comp, \ULA1|Mux18~3\, ULA1|Mux18~3, MIPS, 1
instance = comp, \ULA1|Mux18~4\, ULA1|Mux18~4, MIPS, 1
instance = comp, \ULA1|Mux18~5\, ULA1|Mux18~5, MIPS, 1
instance = comp, \ULA1|Mux18~6\, ULA1|Mux18~6, MIPS, 1
instance = comp, \ULA1|Mux18~0\, ULA1|Mux18~0, MIPS, 1
instance = comp, \ULA1|Mux18~1\, ULA1|Mux18~1, MIPS, 1
instance = comp, \ULA1|Mux18~2\, ULA1|Mux18~2, MIPS, 1
instance = comp, \ULA1|Mux18~7\, ULA1|Mux18~7, MIPS, 1
instance = comp, \PIPE3|Temp[50]~DUPLICATE\, PIPE3|Temp[50]~DUPLICATE, MIPS, 1
instance = comp, \PIPE4|Temp[18]\, PIPE4|Temp[18], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[13]\, registradores|\G2:30:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[13]~feeder\, registradores|\G2:28:regb|Temp[13]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[13]\, registradores|\G2:28:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[13]\, registradores|\G2:29:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[13]~DUPLICATE\, registradores|\G2:31:regb|Temp[13]~DUPLICATE, MIPS, 1
instance = comp, \registradores|outData2|Mux18~0\, registradores|outData2|Mux18~0, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[13]~feeder\, registradores|\G2:2:regb|Temp[13]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[13]\, registradores|\G2:2:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[13]\, registradores|\G2:1:regb|Temp[13], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[13]\, registradores|\G2:3:regb|Temp[13], MIPS, 1
instance = comp, \registradores|outData2|Mux18~1\, registradores|outData2|Mux18~1, MIPS, 1
instance = comp, \registradores|outData2|Mux18~2\, registradores|outData2|Mux18~2, MIPS, 1
instance = comp, \PIPE2|Temp[55]\, PIPE2|Temp[55], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux18~0\, mux_IN_ULA_4_2|Mux18~0, MIPS, 1
instance = comp, \ULA1|Add0~57\, ULA1|Add0~57, MIPS, 1
instance = comp, \ULA1|Mux17~12\, ULA1|Mux17~12, MIPS, 1
instance = comp, \ULA1|ShiftRight2~4\, ULA1|ShiftRight2~4, MIPS, 1
instance = comp, \ULA1|Mux17~13\, ULA1|Mux17~13, MIPS, 1
instance = comp, \ULA1|Mux17~14\, ULA1|Mux17~14, MIPS, 1
instance = comp, \ULA1|Mux17~15\, ULA1|Mux17~15, MIPS, 1
instance = comp, \ULA1|Mux17~9\, ULA1|Mux17~9, MIPS, 1
instance = comp, \ULA1|Mux17~10\, ULA1|Mux17~10, MIPS, 1
instance = comp, \rtl~149\, rtl~149, MIPS, 1
instance = comp, \ULA1|Mux17~11\, ULA1|Mux17~11, MIPS, 1
instance = comp, \ULA1|Mux17~16\, ULA1|Mux17~16, MIPS, 1
instance = comp, \PIPE3|Temp[51]\, PIPE3|Temp[51], MIPS, 1
instance = comp, \PIPE4|Temp[19]\, PIPE4|Temp[19], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[14]~feeder\, registradores|\G2:31:regb|Temp[14]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[14]\, registradores|\G2:31:regb|Temp[14], MIPS, 1
instance = comp, \PIPE2|Temp[88]~feeder\, PIPE2|Temp[88]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[88]\, PIPE2|Temp[88], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux17~0\, mux_IN_ULA_4_1|Mux17~0, MIPS, 1
instance = comp, \ULA1|Add0~61\, ULA1|Add0~61, MIPS, 1
instance = comp, \rtl~153\, rtl~153, MIPS, 1
instance = comp, \ULA1|ShiftRight2~5\, ULA1|ShiftRight2~5, MIPS, 1
instance = comp, \rtl~151\, rtl~151, MIPS, 1
instance = comp, \ULA1|sig_output~4\, ULA1|sig_output~4, MIPS, 1
instance = comp, \rtl~152\, rtl~152, MIPS, 1
instance = comp, \ULA1|sig_output~5\, ULA1|sig_output~5, MIPS, 1
instance = comp, \ULA1|sig_output~6\, ULA1|sig_output~6, MIPS, 1
instance = comp, \ULA1|Mux16~0\, ULA1|Mux16~0, MIPS, 1
instance = comp, \ULA1|Mux16~1\, ULA1|Mux16~1, MIPS, 1
instance = comp, \ULA1|Mux16~2\, ULA1|Mux16~2, MIPS, 1
instance = comp, \PIPE3|Temp[52]\, PIPE3|Temp[52], MIPS, 1
instance = comp, \PIPE4|Temp[20]~DUPLICATE\, PIPE4|Temp[20]~DUPLICATE, MIPS, 1
instance = comp, \PIPE2|Temp[89]~feeder\, PIPE2|Temp[89]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[89]\, PIPE2|Temp[89], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux16~3\, mux_IN_ULA_4_1|Mux16~3, MIPS, 1
instance = comp, \ULA1|Add0~65\, ULA1|Add0~65, MIPS, 1
instance = comp, \ULA1|Mux15~4\, ULA1|Mux15~4, MIPS, 1
instance = comp, \ULA1|sig_output~8\, ULA1|sig_output~8, MIPS, 1
instance = comp, \rtl~19\, rtl~19, MIPS, 1
instance = comp, \rtl~9\, rtl~9, MIPS, 1
instance = comp, \ULA1|Mux15~0\, ULA1|Mux15~0, MIPS, 1
instance = comp, \ULA1|Mux15~6\, ULA1|Mux15~6, MIPS, 1
instance = comp, \ULA1|Mux15~7\, ULA1|Mux15~7, MIPS, 1
instance = comp, \ULA1|Mux15~1\, ULA1|Mux15~1, MIPS, 1
instance = comp, \ULA1|Mux15~2\, ULA1|Mux15~2, MIPS, 1
instance = comp, \ULA1|Mux15~5\, ULA1|Mux15~5, MIPS, 1
instance = comp, \PIPE3|Temp[53]\, PIPE3|Temp[53], MIPS, 1
instance = comp, \PIPE4|Temp[21]\, PIPE4|Temp[21], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[16]~feeder\, registradores|\G2:31:regb|Temp[16]~feeder, MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[16]\, registradores|\G2:31:regb|Temp[16], MIPS, 1
instance = comp, \PIPE2|Temp[90]~feeder\, PIPE2|Temp[90]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[90]\, PIPE2|Temp[90], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux15~0\, mux_IN_ULA_4_1|Mux15~0, MIPS, 1
instance = comp, \ULA1|Mux14~9\, ULA1|Mux14~9, MIPS, 1
instance = comp, \ULA1|sig_output~9\, ULA1|sig_output~9, MIPS, 1
instance = comp, \rtl~38\, rtl~38, MIPS, 1
instance = comp, \ULA1|Mux14~6\, ULA1|Mux14~6, MIPS, 1
instance = comp, \rtl~29\, rtl~29, MIPS, 1
instance = comp, \ULA1|Mux14~7\, ULA1|Mux14~7, MIPS, 1
instance = comp, \ULA1|Mux14~8\, ULA1|Mux14~8, MIPS, 1
instance = comp, \ULA1|Mux14~10\, ULA1|Mux14~10, MIPS, 1
instance = comp, \PIPE3|Temp[54]\, PIPE3|Temp[54], MIPS, 1
instance = comp, \registradores|G2:31:regb|Temp[17]\, registradores|\G2:31:regb|Temp[17], MIPS, 1
instance = comp, \PIPE2|Temp[91]~feeder\, PIPE2|Temp[91]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[91]\, PIPE2|Temp[91], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux14~0\, mux_IN_ULA_4_1|Mux14~0, MIPS, 1
instance = comp, \rtl~156\, rtl~156, MIPS, 1
instance = comp, \ULA1|Mux1~10\, ULA1|Mux1~10, MIPS, 1
instance = comp, \ULA1|Mux1~11\, ULA1|Mux1~11, MIPS, 1
instance = comp, \ULA1|Mux1~12\, ULA1|Mux1~12, MIPS, 1
instance = comp, \ULA1|Mux1~13\, ULA1|Mux1~13, MIPS, 1
instance = comp, \ULA1|Add0~121\, ULA1|Add0~121, MIPS, 1
instance = comp, \ULA1|Mux1~14\, ULA1|Mux1~14, MIPS, 1
instance = comp, \ULA1|Mux1~15\, ULA1|Mux1~15, MIPS, 1
instance = comp, \PIPE3|Temp[67]\, PIPE3|Temp[67], MIPS, 1
instance = comp, \PIPE4|Temp[35]\, PIPE4|Temp[35], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[30]~feeder\, registradores|\G2:1:regb|Temp[30]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[30]\, registradores|\G2:1:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[30]\, registradores|\G2:3:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[30]~feeder\, registradores|\G2:2:regb|Temp[30]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[30]\, registradores|\G2:2:regb|Temp[30], MIPS, 1
instance = comp, \registradores|outData2|Mux1~1\, registradores|outData2|Mux1~1, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[30]~feeder\, registradores|\G2:28:regb|Temp[30]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[30]\, registradores|\G2:28:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[30]\, registradores|\G2:30:regb|Temp[30], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[30]\, registradores|\G2:29:regb|Temp[30], MIPS, 1
instance = comp, \registradores|outData2|Mux1~0\, registradores|outData2|Mux1~0, MIPS, 1
instance = comp, \registradores|outData2|Mux1~2\, registradores|outData2|Mux1~2, MIPS, 1
instance = comp, \PIPE2|Temp[72]\, PIPE2|Temp[72], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux1~0\, mux_IN_ULA_4_2|Mux1~0, MIPS, 1
instance = comp, \ULA1|Add2~21\, ULA1|Add2~21, MIPS, 1
instance = comp, \ULA1|Mux17~7\, ULA1|Mux17~7, MIPS, 1
instance = comp, \rtl~68\, rtl~68, MIPS, 1
instance = comp, \ULA1|Mux24~0\, ULA1|Mux24~0, MIPS, 1
instance = comp, \ULA1|Mux24~1\, ULA1|Mux24~1, MIPS, 1
instance = comp, \rtl~75\, rtl~75, MIPS, 1
instance = comp, \ULA1|Mux24~2\, ULA1|Mux24~2, MIPS, 1
instance = comp, \ULA1|Mux24~3\, ULA1|Mux24~3, MIPS, 1
instance = comp, \ULA1|Mux24~4\, ULA1|Mux24~4, MIPS, 1
instance = comp, \ULA1|Mux24~5\, ULA1|Mux24~5, MIPS, 1
instance = comp, \ULA1|Mux24~6\, ULA1|Mux24~6, MIPS, 1
instance = comp, \PIPE3|Temp[44]\, PIPE3|Temp[44], MIPS, 1
instance = comp, \PIPE4|Temp[12]\, PIPE4|Temp[12], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[7]~feeder\, registradores|\G2:1:regb|Temp[7]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[7]\, registradores|\G2:1:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[7]\, registradores|\G2:3:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[7]~feeder\, registradores|\G2:2:regb|Temp[7]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[7]\, registradores|\G2:2:regb|Temp[7], MIPS, 1
instance = comp, \registradores|outData2|Mux24~1\, registradores|outData2|Mux24~1, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[7]~feeder\, registradores|\G2:30:regb|Temp[7]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[7]\, registradores|\G2:30:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[7]\, registradores|\G2:29:regb|Temp[7], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[7]\, registradores|\G2:28:regb|Temp[7], MIPS, 1
instance = comp, \registradores|outData2|Mux24~0\, registradores|outData2|Mux24~0, MIPS, 1
instance = comp, \registradores|outData2|Mux24~2\, registradores|outData2|Mux24~2, MIPS, 1
instance = comp, \PIPE2|Temp[49]\, PIPE2|Temp[49], MIPS, 1
instance = comp, \PIPE4|Temp[12]~DUPLICATE\, PIPE4|Temp[12]~DUPLICATE, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux24~1\, mux_IN_ULA_4_2|Mux24~1, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux24~0\, mux_IN_ULA_4_2|Mux24~0, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~3\, ULA1|ShiftLeft0~3, MIPS, 1
instance = comp, \ULA1|ShiftLeft0~5\, ULA1|ShiftLeft0~5, MIPS, 1
instance = comp, \ULA1|Mux27~2\, ULA1|Mux27~2, MIPS, 1
instance = comp, \rtl~12\, rtl~12, MIPS, 1
instance = comp, \ULA1|Mux27~4\, ULA1|Mux27~4, MIPS, 1
instance = comp, \ULA1|Mux27~5\, ULA1|Mux27~5, MIPS, 1
instance = comp, \ULA1|Mux27~6\, ULA1|Mux27~6, MIPS, 1
instance = comp, \ULA1|Mux27~3\, ULA1|Mux27~3, MIPS, 1
instance = comp, \rtl~2\, rtl~2, MIPS, 1
instance = comp, \ULA1|Mux27~0\, ULA1|Mux27~0, MIPS, 1
instance = comp, \ULA1|Mux27~1\, ULA1|Mux27~1, MIPS, 1
instance = comp, \ULA1|Mux27~7\, ULA1|Mux27~7, MIPS, 1
instance = comp, \PIPE3|Temp[41]\, PIPE3|Temp[41], MIPS, 1
instance = comp, \PIPE4|Temp[9]\, PIPE4|Temp[9], MIPS, 1
instance = comp, \PIPE2|Temp[78]~feeder\, PIPE2|Temp[78]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[78]\, PIPE2|Temp[78], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux27~0\, mux_IN_ULA_4_1|Mux27~0, MIPS, 1
instance = comp, \ULA1|Mux30~0\, ULA1|Mux30~0, MIPS, 1
instance = comp, \ULA1|Mux30~4\, ULA1|Mux30~4, MIPS, 1
instance = comp, \ULA1|Mux28~12\, ULA1|Mux28~12, MIPS, 1
instance = comp, \ULA1|Mux30~1\, ULA1|Mux30~1, MIPS, 1
instance = comp, \ULA1|Mux28~4\, ULA1|Mux28~4, MIPS, 1
instance = comp, \ULA1|Mux28~5\, ULA1|Mux28~5, MIPS, 1
instance = comp, \ULA1|Mux28~6\, ULA1|Mux28~6, MIPS, 1
instance = comp, \ULA1|Mux30~7\, ULA1|Mux30~7, MIPS, 1
instance = comp, \ULA1|Mux30~2\, ULA1|Mux30~2, MIPS, 1
instance = comp, \ULA1|Mux30~3\, ULA1|Mux30~3, MIPS, 1
instance = comp, \ULA1|Mux28~11\, ULA1|Mux28~11, MIPS, 1
instance = comp, \ULA1|Mux30~5\, ULA1|Mux30~5, MIPS, 1
instance = comp, \ULA1|Mux30~6\, ULA1|Mux30~6, MIPS, 1
instance = comp, \PIPE3|Temp[38]~DUPLICATE\, PIPE3|Temp[38]~DUPLICATE, MIPS, 1
instance = comp, \PIPE4|Temp[6]~DUPLICATE\, PIPE4|Temp[6]~DUPLICATE, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[1]~feeder\, registradores|\G2:0:regb|Temp[1]~feeder, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[1]\, registradores|\G2:0:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[1]~feeder\, registradores|\G2:1:regb|Temp[1]~feeder, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[1]\, registradores|\G2:1:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[1]~feeder\, registradores|\G2:3:regb|Temp[1]~feeder, MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[1]\, registradores|\G2:3:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[1]\, registradores|\G2:2:regb|Temp[1], MIPS, 1
instance = comp, \registradores|outData2|Mux30~1\, registradores|outData2|Mux30~1, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[1]\, registradores|\G2:30:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[1]\, registradores|\G2:29:regb|Temp[1], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[1]\, registradores|\G2:28:regb|Temp[1], MIPS, 1
instance = comp, \registradores|outData2|Mux30~0\, registradores|outData2|Mux30~0, MIPS, 1
instance = comp, \registradores|outData2|Mux30~2\, registradores|outData2|Mux30~2, MIPS, 1
instance = comp, \PIPE2|Temp[43]\, PIPE2|Temp[43], MIPS, 1
instance = comp, \PIPE4|Temp[6]\, PIPE4|Temp[6], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux30~1\, mux_IN_ULA_4_2|Mux30~1, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux30~0\, mux_IN_ULA_4_2|Mux30~0, MIPS, 1
instance = comp, \ULA1|Mux28~26\, ULA1|Mux28~26, MIPS, 1
instance = comp, \ULA1|Mux28~13\, ULA1|Mux28~13, MIPS, 1
instance = comp, \ULA1|Mux28~16\, ULA1|Mux28~16, MIPS, 1
instance = comp, \ULA1|Mux28~22\, ULA1|Mux28~22, MIPS, 1
instance = comp, \ULA1|Mux28~19\, ULA1|Mux28~19, MIPS, 1
instance = comp, \ULA1|Mux28~25\, ULA1|Mux28~25, MIPS, 1
instance = comp, \ULA1|Mux28~20\, ULA1|Mux28~20, MIPS, 1
instance = comp, \ULA1|Mux28~21\, ULA1|Mux28~21, MIPS, 1
instance = comp, \ULA1|Mux28~23\, ULA1|Mux28~23, MIPS, 1
instance = comp, \ULA1|Mux28~24\, ULA1|Mux28~24, MIPS, 1
instance = comp, \PIPE3|Temp[40]\, PIPE3|Temp[40], MIPS, 1
instance = comp, \PIPE4|Temp[8]\, PIPE4|Temp[8], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[3]\, registradores|\G2:29:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[3]\, registradores|\G2:30:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[3]\, registradores|\G2:28:regb|Temp[3], MIPS, 1
instance = comp, \registradores|outData2|Mux28~0\, registradores|outData2|Mux28~0, MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[3]\, registradores|\G2:1:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[3]\, registradores|\G2:3:regb|Temp[3], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[3]~feeder\, registradores|\G2:2:regb|Temp[3]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[3]\, registradores|\G2:2:regb|Temp[3], MIPS, 1
instance = comp, \registradores|outData2|Mux28~1\, registradores|outData2|Mux28~1, MIPS, 1
instance = comp, \registradores|outData2|Mux28~2\, registradores|outData2|Mux28~2, MIPS, 1
instance = comp, \PIPE2|Temp[45]\, PIPE2|Temp[45], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux28~0\, mux_IN_ULA_4_2|Mux28~0, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux28~1\, mux_IN_ULA_4_2|Mux28~1, MIPS, 1
instance = comp, \ULA1|Mux1~0\, ULA1|Mux1~0, MIPS, 1
instance = comp, \ULA1|Mux28~9\, ULA1|Mux28~9, MIPS, 1
instance = comp, \ULA1|Mux28~10\, ULA1|Mux28~10, MIPS, 1
instance = comp, \ULA1|Mux28~17\, ULA1|Mux28~17, MIPS, 1
instance = comp, \ULA1|Mux28~18\, ULA1|Mux28~18, MIPS, 1
instance = comp, \ULA1|Mux29~0\, ULA1|Mux29~0, MIPS, 1
instance = comp, \rtl~58\, rtl~58, MIPS, 1
instance = comp, \ULA1|Mux29~3\, ULA1|Mux29~3, MIPS, 1
instance = comp, \rtl~51\, rtl~51, MIPS, 1
instance = comp, \ULA1|Mux29~6\, ULA1|Mux29~6, MIPS, 1
instance = comp, \ULA1|Mux29~1\, ULA1|Mux29~1, MIPS, 1
instance = comp, \ULA1|Mux29~2\, ULA1|Mux29~2, MIPS, 1
instance = comp, \ULA1|Mux29~4\, ULA1|Mux29~4, MIPS, 1
instance = comp, \ULA1|Mux29~5\, ULA1|Mux29~5, MIPS, 1
instance = comp, \PIPE3|Temp[39]\, PIPE3|Temp[39], MIPS, 1
instance = comp, \PIPE4|Temp[7]\, PIPE4|Temp[7], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[2]~feeder\, registradores|\G2:30:regb|Temp[2]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[2]\, registradores|\G2:30:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[2]~feeder\, registradores|\G2:28:regb|Temp[2]~feeder, MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[2]\, registradores|\G2:28:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[2]\, registradores|\G2:29:regb|Temp[2], MIPS, 1
instance = comp, \registradores|outData2|Mux29~0\, registradores|outData2|Mux29~0, MIPS, 1
instance = comp, \registradores|G2:0:regb|Temp[2]\, registradores|\G2:0:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[2]\, registradores|\G2:1:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[2]\, registradores|\G2:3:regb|Temp[2], MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[2]~feeder\, registradores|\G2:2:regb|Temp[2]~feeder, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[2]\, registradores|\G2:2:regb|Temp[2], MIPS, 1
instance = comp, \registradores|outData2|Mux29~1\, registradores|outData2|Mux29~1, MIPS, 1
instance = comp, \registradores|outData2|Mux29~2\, registradores|outData2|Mux29~2, MIPS, 1
instance = comp, \PIPE2|Temp[44]\, PIPE2|Temp[44], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux29~0\, mux_IN_ULA_4_2|Mux29~0, MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux29~1\, mux_IN_ULA_4_2|Mux29~1, MIPS, 1
instance = comp, \ULA1|Mux19~7\, ULA1|Mux19~7, MIPS, 1
instance = comp, \ULA1|Add0~129\, ULA1|Add0~129, MIPS, 1
instance = comp, \rtl~166\, rtl~166, MIPS, 1
instance = comp, \rtl~167\, rtl~167, MIPS, 1
instance = comp, \ULA1|Add0~130\, ULA1|Add0~130, MIPS, 1
instance = comp, \ULA1|Add0~131\, ULA1|Add0~131, MIPS, 1
instance = comp, \ULA1|Add0~136\, ULA1|Add0~136, MIPS, 1
instance = comp, \ULA1|Add0~126\, ULA1|Add0~126, MIPS, 1
instance = comp, \ULA1|Mux0~0\, ULA1|Mux0~0, MIPS, 1
instance = comp, \PIPE3|Temp[68]\, PIPE3|Temp[68], MIPS, 1
instance = comp, \PIPE4|Temp[36]\, PIPE4|Temp[36], MIPS, 1
instance = comp, \PIPE2|Temp[105]~feeder\, PIPE2|Temp[105]~feeder, MIPS, 1
instance = comp, \PIPE2|Temp[105]\, PIPE2|Temp[105], MIPS, 1
instance = comp, \mux_IN_ULA_4_1|Mux0~0\, mux_IN_ULA_4_1|Mux0~0, MIPS, 1
instance = comp, \ULA1|Mux13~0\, ULA1|Mux13~0, MIPS, 1
instance = comp, \ULA1|Mux13~1\, ULA1|Mux13~1, MIPS, 1
instance = comp, \ULA1|Mux13~2\, ULA1|Mux13~2, MIPS, 1
instance = comp, \ULA1|Mux13~4\, ULA1|Mux13~4, MIPS, 1
instance = comp, \PIPE3|Temp[55]\, PIPE3|Temp[55], MIPS, 1
instance = comp, \PIPE4|Temp[23]\, PIPE4|Temp[23], MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[18]~feeder\, registradores|\G2:30:regb|Temp[18]~feeder, MIPS, 1
instance = comp, \registradores|G2:30:regb|Temp[18]\, registradores|\G2:30:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:28:regb|Temp[18]\, registradores|\G2:28:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:29:regb|Temp[18]\, registradores|\G2:29:regb|Temp[18], MIPS, 1
instance = comp, \registradores|outData2|Mux13~0\, registradores|outData2|Mux13~0, MIPS, 1
instance = comp, \registradores|G2:2:regb|Temp[18]\, registradores|\G2:2:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:3:regb|Temp[18]\, registradores|\G2:3:regb|Temp[18], MIPS, 1
instance = comp, \registradores|G2:1:regb|Temp[18]\, registradores|\G2:1:regb|Temp[18], MIPS, 1
instance = comp, \registradores|outData2|Mux13~1\, registradores|outData2|Mux13~1, MIPS, 1
instance = comp, \registradores|outData2|Mux13~2\, registradores|outData2|Mux13~2, MIPS, 1
instance = comp, \PIPE2|Temp[60]\, PIPE2|Temp[60], MIPS, 1
instance = comp, \mux_IN_ULA_4_2|Mux13~0\, mux_IN_ULA_4_2|Mux13~0, MIPS, 1
instance = comp, \ULA1|Mux13~3\, ULA1|Mux13~3, MIPS, 1
instance = comp, \ULA1|Equal0~4\, ULA1|Equal0~4, MIPS, 1
instance = comp, \ULA1|Equal0~0\, ULA1|Equal0~0, MIPS, 1
instance = comp, \ULA1|Mux31~2\, ULA1|Mux31~2, MIPS, 1
instance = comp, \ULA1|Mux31~4\, ULA1|Mux31~4, MIPS, 1
instance = comp, \ULA1|Mux31~3\, ULA1|Mux31~3, MIPS, 1
instance = comp, \ULA1|Mux31~1\, ULA1|Mux31~1, MIPS, 1
instance = comp, \ULA1|LessThan0~19\, ULA1|LessThan0~19, MIPS, 1
instance = comp, \ULA1|LessThan0~20\, ULA1|LessThan0~20, MIPS, 1
instance = comp, \ULA1|LessThan0~21\, ULA1|LessThan0~21, MIPS, 1
instance = comp, \ULA1|LessThan0~17\, ULA1|LessThan0~17, MIPS, 1
instance = comp, \ULA1|LessThan0~18\, ULA1|LessThan0~18, MIPS, 1
instance = comp, \ULA1|LessThan0~22\, ULA1|LessThan0~22, MIPS, 1
instance = comp, \ULA1|LessThan0~23\, ULA1|LessThan0~23, MIPS, 1
instance = comp, \ULA1|LessThan0~24\, ULA1|LessThan0~24, MIPS, 1
instance = comp, \ULA1|LessThan0~12\, ULA1|LessThan0~12, MIPS, 1
instance = comp, \ULA1|LessThan0~15\, ULA1|LessThan0~15, MIPS, 1
instance = comp, \ULA1|LessThan0~16\, ULA1|LessThan0~16, MIPS, 1
instance = comp, \ULA1|LessThan0~10\, ULA1|LessThan0~10, MIPS, 1
instance = comp, \ULA1|LessThan0~6\, ULA1|LessThan0~6, MIPS, 1
instance = comp, \ULA1|LessThan0~7\, ULA1|LessThan0~7, MIPS, 1
instance = comp, \ULA1|LessThan0~13\, ULA1|LessThan0~13, MIPS, 1
instance = comp, \ULA1|LessThan0~11\, ULA1|LessThan0~11, MIPS, 1
instance = comp, \ULA1|LessThan0~8\, ULA1|LessThan0~8, MIPS, 1
instance = comp, \ULA1|LessThan0~9\, ULA1|LessThan0~9, MIPS, 1
instance = comp, \ULA1|LessThan0~3\, ULA1|LessThan0~3, MIPS, 1
instance = comp, \ULA1|LessThan0~4\, ULA1|LessThan0~4, MIPS, 1
instance = comp, \ULA1|LessThan0~0\, ULA1|LessThan0~0, MIPS, 1
instance = comp, \ULA1|LessThan0~1\, ULA1|LessThan0~1, MIPS, 1
instance = comp, \ULA1|LessThan0~2\, ULA1|LessThan0~2, MIPS, 1
instance = comp, \ULA1|LessThan0~5\, ULA1|LessThan0~5, MIPS, 1
instance = comp, \ULA1|LessThan0~14\, ULA1|LessThan0~14, MIPS, 1
instance = comp, \ULA1|LessThan0~25\, ULA1|LessThan0~25, MIPS, 1
instance = comp, \ULA1|Mux31~5\, ULA1|Mux31~5, MIPS, 1
instance = comp, \ULA1|sig_output~3\, ULA1|sig_output~3, MIPS, 1
instance = comp, \ULA1|sig_output~0\, ULA1|sig_output~0, MIPS, 1
instance = comp, \rtl~0\, rtl~0, MIPS, 1
instance = comp, \rtl~4\, rtl~4, MIPS, 1
instance = comp, \ULA1|sig_output~1\, ULA1|sig_output~1, MIPS, 1
instance = comp, \ULA1|sig_output~2\, ULA1|sig_output~2, MIPS, 1
instance = comp, \rtl~10\, rtl~10, MIPS, 1
instance = comp, \rtl~14\, rtl~14, MIPS, 1
instance = comp, \ULA1|ShiftRight2~0\, ULA1|ShiftRight2~0, MIPS, 1
instance = comp, \ULA1|Mux31~0\, ULA1|Mux31~0, MIPS, 1
instance = comp, \ULA1|Equal0~1\, ULA1|Equal0~1, MIPS, 1
instance = comp, \ULA1|Equal0~2\, ULA1|Equal0~2, MIPS, 1
instance = comp, \ULA1|Equal0~3\, ULA1|Equal0~3, MIPS, 1
instance = comp, \ULA1|Equal0~7\, ULA1|Equal0~7, MIPS, 1
instance = comp, \ULA1|Equal0~6\, ULA1|Equal0~6, MIPS, 1
instance = comp, \ULA1|Equal0~8\, ULA1|Equal0~8, MIPS, 1
instance = comp, \ULA1|Equal0~13\, ULA1|Equal0~13, MIPS, 1
instance = comp, \ULA1|Equal0~12\, ULA1|Equal0~12, MIPS, 1
instance = comp, \ULA1|Equal0~9\, ULA1|Equal0~9, MIPS, 1
instance = comp, \ULA1|Equal0~10\, ULA1|Equal0~10, MIPS, 1
instance = comp, \ULA1|Equal0~5\, ULA1|Equal0~5, MIPS, 1
instance = comp, \ULA1|Equal0~11\, ULA1|Equal0~11, MIPS, 1
instance = comp, \PIPE3|Temp[69]~DUPLICATE\, PIPE3|Temp[69]~DUPLICATE, MIPS, 1
instance = comp, \PC1|Temp[28]~0\, PC1|Temp[28]~0, MIPS, 1
instance = comp, \PCP4|Add0~1\, PCP4|Add0~1, MIPS, 1
instance = comp, \PIPE1|Temp[43]\, PIPE1|Temp[43], MIPS, 1
instance = comp, \PIPE2|Temp[117]\, PIPE2|Temp[117], MIPS, 1
instance = comp, \inPC|Add0~1\, inPC|Add0~1, MIPS, 1
instance = comp, \PIPE3|Temp[81]\, PIPE3|Temp[81], MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[11]~feeder\, PRIMEIRO_PIPE_recovery|Temp[11]~feeder, MIPS, 1
instance = comp, \PRIMEIRO_PIPE_recovery|Temp[11]\, PRIMEIRO_PIPE_recovery|Temp[11], MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[11]~feeder\, SEGUNDO_PIPE_recovery|Temp[11]~feeder, MIPS, 1
instance = comp, \SEGUNDO_PIPE_recovery|Temp[11]\, SEGUNDO_PIPE_recovery|Temp[11], MIPS, 1
instance = comp, \TERCEIRO_PIPE_recovery|Temp[11]\, TERCEIRO_PIPE_recovery|Temp[11], MIPS, 1
instance = comp, \AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1\, AJUSTA_IMEDIATO_BEQ_PRA_PULO|Add0~1, MIPS, 1
instance = comp, \MUX_CONTROLA_PC|X[11]~0\, MUX_CONTROLA_PC|X[11]~0, MIPS, 1
instance = comp, \PC1|Temp[11]\, PC1|Temp[11], MIPS, 1
instance = comp, \memI|Mux31~1\, memI|Mux31~1, MIPS, 1
instance = comp, \memI|Mux31~2\, memI|Mux31~2, MIPS, 1
instance = comp, \PIPE1|Temp[0]\, PIPE1|Temp[0], MIPS, 1
instance = comp, \controle|Mux0~0\, controle|Mux0~0, MIPS, 1
instance = comp, \PIPE2|Temp[145]\, PIPE2|Temp[145], MIPS, 1
instance = comp, \operaULA|Mux5~0\, operaULA|Mux5~0, MIPS, 1
instance = comp, \ULA1|Mux31~6\, ULA1|Mux31~6, MIPS, 1
instance = comp, \PIPE3|Temp[37]\, PIPE3|Temp[37], MIPS, 1
instance = comp, \PIPE4|Temp[5]\, PIPE4|Temp[5], MIPS, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, MIPS, 1
