$date
	Sun Apr 29 07:38:41 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module standard_mux_tb $end
$var wire 4 ! out_1 [3:0] $end
$var reg 4 " in_1 [3:0] $end
$var reg 4 # in_2 [3:0] $end
$var reg 1 $ in_3 $end
$scope module UUT $end
$var wire 4 % in_1 [3:0] $end
$var wire 4 & in_2 [3:0] $end
$var wire 1 $ in_3 $end
$var wire 4 ' out_1 [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
bx &
bx %
x$
bx #
bx "
bx !
$end
#1
b0 !
b0 '
0$
b0 #
b0 &
b0 "
b0 %
#2
b1 !
b1 '
b1 "
b1 %
#3
b10 !
b10 '
b10 "
b10 %
#4
b11 !
b11 '
b11 "
b11 %
#5
b1 !
b1 '
1$
b1 #
b1 &
b0 "
b0 %
#6
b1 "
b1 %
#7
b10 "
b10 %
#8
b11 "
b11 %
#9
b10 !
b10 '
b10 #
b10 &
b0 "
b0 %
#10
b1 "
b1 %
#11
b10 "
b10 %
#12
b11 "
b11 %
#13
b11 !
b11 '
b11 #
b11 &
b0 "
b0 %
#14
b1 "
b1 %
#15
b10 "
b10 %
#16
b11 "
b11 %
#17
