C:/Users/andre/Desktop/LabDigitalElectronics/Lab1/SYS_VERILOG/ripple_carry_adder.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab1/SYS_VERILOG/ripple_carry_adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ripple_carry_adder

Top level modules:
	ripple_carry_adder

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab1/TB/tb_ripple_carry_adder.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab1/TB/tb_ripple_carry_adder.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module tb_ripple_carry_adder

Top level modules:
	tb_ripple_carry_adder

} {} {}} C:/Users/andre/Desktop/LabDigitalElectronics/Lab1/SYS_VERILOG/full_adder_beh.sv {1 {vlog -work work -sv -stats=none C:/Users/andre/Desktop/LabDigitalElectronics/Lab1/SYS_VERILOG/full_adder_beh.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module full_adder_beh

Top level modules:
	full_adder_beh

} {} {}}
