#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat May 13 10:13:28 2023
# Process ID: 2516
# Current directory: C:/Users/lifei/Desktop/FPGA/traffic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3576 C:\Users\lifei\Desktop\FPGA\traffic\traffic.xpr
# Log file: C:/Users/lifei/Desktop/FPGA/traffic/vivado.log
# Journal file: C:/Users/lifei/Desktop/FPGA/traffic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lifei/Desktop/FPGA/traffic/traffic.xpr
INFO: [Project 1-313] Project file moved from 'E:/Workspace/Vivado/traffic' since last save.
Scanning sources...
Finished scanning sources
CRITICAL WARNING: [Board 49-67] The board_part definition was not found for digilentinc.com:basys3:part0:1.2. This can happen sometimes when you use custom board part. You can resolve this issue by setting 'board.repoPaths' parameter, pointing to the location of custom board files. Valid board_part values can be retrieved with the 'get_board_parts' Tcl command.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/BYSYS/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 809.902 ; gain = 163.012
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: traffic
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
2 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
INFO: [Common 17-344] 'synth_design' was cancelled
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: traffic
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1259.070 ; gain = 161.562
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'traffic' [C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/traffic.v:23]
	Parameter MGCR bound to: 6'b001100 
	Parameter MYCR bound to: 6'b010100 
	Parameter MRCG bound to: 6'b100001 
	Parameter MRCY bound to: 6'b100010 
INFO: [Synth 8-6157] synthesizing module 'display' [C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/display.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display' (1#1) [C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/display.v:23]
WARNING: [Synth 8-5788] Register Traffic_Light_reg in module traffic is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/traffic.v:98]
WARNING: [Synth 8-3848] Net clk1 in module/entity traffic does not have driver. [C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/traffic.v:28]
INFO: [Synth 8-6155] done synthesizing module 'traffic' (2#1) [C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/traffic.v:23]
WARNING: [Synth 8-3331] design traffic has unconnected port clk1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1298.430 ; gain = 200.922
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1298.430 ; gain = 200.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1298.430 ; gain = 200.922
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/constrs_1/new/xdc.xdc]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Terminal s cannot be placed on V17 (IOB_X0Y11) because the pad is already occupied by terminal sout possibly due to user constraint [C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/constrs_1/new/xdc.xdc:12]
Finished Parsing XDC File [C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/constrs_1/new/xdc.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1436.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1454.297 ; gain = 356.789
9 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 1454.297 ; gain = 356.789
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/lifei/Desktop/FPGA/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/BYSYS/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/lifei/Desktop/FPGA/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'traffic_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/lifei/Desktop/FPGA/traffic/traffic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj traffic_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/display.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module display
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sources_1/new/traffic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/traffic/traffic.srcs/sim_1/new/traffic_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module traffic_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lifei/Desktop/FPGA/traffic/traffic.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/lifei/Desktop/FPGA/traffic/traffic.sim/sim_1/behav/xsim'
"xelab -wto bd0012302e4f475aacd2807ad3155238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/BYSYS/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto bd0012302e4f475aacd2807ad3155238 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot traffic_tb_behav xil_defaultlib.traffic_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.display
Compiling module xil_defaultlib.traffic
Compiling module xil_defaultlib.traffic_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot traffic_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/lifei/Desktop/FPGA/traffic/traffic.sim/sim_1/behav/xsim/xsim.dir/traffic_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/lifei/Desktop/FPGA/traffic/traffic.sim/sim_1/behav/xsim/xsim.dir/traffic_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat May 13 10:54:35 2023. For additional details about this file, please refer to the WebTalk help file at D:/BYSYS/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat May 13 10:54:35 2023...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1488.867 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/lifei/Desktop/FPGA/traffic/traffic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "traffic_tb_behav -key {Behavioral:sim_1:Functional:traffic_tb} -tclbatch {traffic_tb.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/Users/lifei/Desktop/FPGA/traffic/traffic_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/design_1.protoinst for the following reason(s):
There are no instances of module "design_1" in the design.

Time resolution is 1 ps
open_wave_config C:/Users/lifei/Desktop/FPGA/traffic/traffic_tb_behav.wcfg
source traffic_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'traffic_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1504.695 ; gain = 15.828
run all
run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1504.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2095.309 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sat May 13 14:26:58 2023...
