
---------- Begin Simulation Statistics ----------
final_tick                                16478266500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  62376                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691100                       # Number of bytes of host memory used
host_op_rate                                    68365                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   160.32                       # Real time elapsed on the host
host_tick_rate                              102785196                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      10960110                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.016478                       # Number of seconds simulated
sim_ticks                                 16478266500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.083103                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  377790                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               381286                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 12                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              7490                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            691002                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                150                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             336                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              186                       # Number of indirect misses.
system.cpu.branchPred.lookups                  807264                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    7046                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          191                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                    10000000                       # Number of instructions committed
system.cpu.committedOps                      10960110                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.295653                       # CPI: cycles per instruction
system.cpu.discardedOps                         15714                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            2261029                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           5742774                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          1186814                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        17498347                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.303430                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                         32956533                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 3179297     29.01%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntMult                     71      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     29.01% # Class of committed instruction
system.cpu.op_class_0::MemRead                5969501     54.47%     83.47% # Class of committed instruction
system.cpu.op_class_0::MemWrite               1811223     16.53%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                 10960110                       # Class of committed instruction
system.cpu.tickCycles                        15458186                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       132124                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        330287                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           62                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       197355                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          693                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       397533                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            694                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              88372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        80084                       # Transaction distribution
system.membus.trans_dist::CleanEvict            52033                       # Transaction distribution
system.membus.trans_dist::ReadExReq            109798                       # Transaction distribution
system.membus.trans_dist::ReadExResp           109798                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         88372                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       528457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 528457                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      8904128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8904128                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            198170                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  198170    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              198170                       # Request fanout histogram
system.membus.respLayer1.occupancy          676164250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           502891000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             90370                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       189794                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          355                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          140007                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           109817                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          109817                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1148                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        89222                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2651                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       595069                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                597720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        48096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      9879968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                9928064                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          132810                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2562688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           332997                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002300                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.047969                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 332232     99.77%     99.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    764      0.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             332997                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          253799000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         199042493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1148499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   88                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1921                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2009                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  88                       # number of overall hits
system.l2.overall_hits::.cpu.data                1921                       # number of overall hits
system.l2.overall_hits::total                    2009                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1060                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             197118                       # number of demand (read+write) misses
system.l2.demand_misses::total                 198178                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1060                       # number of overall misses
system.l2.overall_misses::.cpu.data            197118                       # number of overall misses
system.l2.overall_misses::total                198178                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     80025000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  15439251000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15519276000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     80025000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  15439251000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15519276000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1148                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           199039                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               200187                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1148                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          199039                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              200187                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.923345                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990349                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.989964                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.923345                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990349                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.989964                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75495.283019                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 78324.917055                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78309.782115                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75495.283019                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 78324.917055                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78309.782115                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               80084                       # number of writebacks
system.l2.writebacks::total                     80084                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        197111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            198170                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       197111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           198170                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     69365500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  13467683500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  13537049000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     69365500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  13467683500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  13537049000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.922474                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.990313                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.989924                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.922474                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.990313                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.989924                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65500.944287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 68325.377579                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68310.284100                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65500.944287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 68325.377579                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68310.284100                       # average overall mshr miss latency
system.l2.replacements                         132810                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       109710                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           109710                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       109710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       109710                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          341                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              341                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          341                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          341                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    19                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          109798                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              109798                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8837838500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8837838500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        109817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            109817                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999827                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 80491.798576                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 80491.798576                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       109798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         109798                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7739858500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7739858500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999827                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 70491.798576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 70491.798576                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             88                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 88                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1060                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1060                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     80025000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     80025000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1148                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.923345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.923345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75495.283019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75495.283019                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1059                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1059                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     69365500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     69365500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.922474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.922474                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65500.944287                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65500.944287                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1902                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        87320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           87320                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6601412500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6601412500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        89222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         89222                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.978682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.978682                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 75600.234769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75600.234769                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        87313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        87313                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5727825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5727825000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.978604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.978604                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 65601.055971                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65601.055971                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 54065.790403                       # Cycle average of tags in use
system.l2.tags.total_refs                      397462                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    198346                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.003882                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      78.537068                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       298.809348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     53688.443988                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001198                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.004559                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.819221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.824978                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         65536                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        52050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        12617                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3378114                       # Number of tag accesses
system.l2.tags.data_accesses                  3378114                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          33888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        6307552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            6341440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        33888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         33888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2562688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2562688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1059                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          197111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              198170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        80084                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              80084                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           2056527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         382780070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             384836597                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      2056527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          2056527                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      155519271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            155519271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      155519271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          2056527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        382780070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            540355868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     58133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1059.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    197111.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000956896500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3625                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3625                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              472847                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              54542                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      198170                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      80084                       # Number of write requests accepted
system.mem_ctrls.readBursts                    198170                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    80084                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21951                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12433                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12402                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12551                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12580                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12189                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12217                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12233                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3581                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3633                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3658                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3692                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3614                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3606                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3689                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3682                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3611                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3609                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3612                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3619                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3647                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3514                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   1701288250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  990850000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              5416975750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8584.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27334.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   180408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   50387                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                86.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                198170                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                80084                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  107007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   90008                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1027                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     128                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2990                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3829                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3633                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3631                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3626                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        25492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    643.431979                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   523.765012                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   330.496450                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1252      4.91%      4.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         2620     10.28%     15.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         1314      5.15%     20.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1000      3.92%     24.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8432     33.08%     57.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          758      2.97%     60.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          325      1.27%     61.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          397      1.56%     63.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9394     36.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        25492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3625                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      54.666759                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.969594                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.743403                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          3488     96.22%     96.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            7      0.19%     96.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            5      0.14%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            5      0.14%     96.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          119      3.28%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3625                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3625                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.032552                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.030549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.264825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3569     98.46%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               52      1.43%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      0.06%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3625                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12682880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3719552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 6341440                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2562688                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       769.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       225.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    384.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    155.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.78                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.76                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   16475936000                       # Total gap between requests
system.mem_ctrls.avgGap                      59211.86                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        33888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      6307552                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1859776                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 2056527.001793544041                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 382780069.736097514629                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 112862357.214577138424                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1059                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       197111                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        80084                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     26060250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   5390915500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 390811520250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     24608.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     27349.64                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4880019.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             90649440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             48177525                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           705724740                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          151291260                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     1300578240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4862550300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       2232875520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         9391847025                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        569.953582                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   5714966000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    550160000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10213140500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             91370580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             48564615                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           709209060                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          152084700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     1300578240.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5822787690                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1424254560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         9548849445                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        579.481431                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3606579000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    550160000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  12321527500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     16478266500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      2343430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2343430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2343430                       # number of overall hits
system.cpu.icache.overall_hits::total         2343430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1148                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1148                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1148                       # number of overall misses
system.cpu.icache.overall_misses::total          1148                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     83861500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83861500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     83861500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83861500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2344578                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2344578                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2344578                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2344578                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000490                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000490                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000490                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000490                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73050.087108                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73050.087108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73050.087108                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73050.087108                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          355                       # number of writebacks
system.cpu.icache.writebacks::total               355                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1148                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1148                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1148                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1148                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     82713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     82713500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     82713500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     82713500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000490                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000490                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000490                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000490                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72050.087108                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72050.087108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72050.087108                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72050.087108                       # average overall mshr miss latency
system.cpu.icache.replacements                    355                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2343430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2343430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1148                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1148                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     83861500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83861500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2344578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2344578                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000490                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000490                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73050.087108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73050.087108                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1148                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     82713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     82713500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000490                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72050.087108                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72050.087108                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           726.302809                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2344578                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1148                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2042.315331                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   726.302809                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.709280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.709280                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          793                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          515                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.774414                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4690304                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4690304                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      7463372                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7463372                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7463451                       # number of overall hits
system.cpu.dcache.overall_hits::total         7463451                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       197398                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         197398                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       276008                       # number of overall misses
system.cpu.dcache.overall_misses::total        276008                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  16000356484                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  16000356484                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  16000356484                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  16000356484                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      7660770                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      7660770                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      7739459                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      7739459                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.025767                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.025767                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.035662                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.035662                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 81056.325211                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 81056.325211                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57970.625793                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57970.625793                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        89807                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1028                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    87.360895                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       109710                       # number of writebacks
system.cpu.dcache.writebacks::total            109710                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        76967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        76967                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        76967                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        76967                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       120431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       120431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       199039                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       199039                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   9722168000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   9722168000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  15758035499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  15758035499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015720                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015720                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025717                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 80728.118176                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80728.118176                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79170.592190                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79170.592190                       # average overall mshr miss latency
system.cpu.dcache.replacements                 196991                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5838994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5838994                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10782                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    737763986                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    737763986                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5849776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5849776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001843                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 68425.522723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68425.522723                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          168                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10614                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    719401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    719401000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001814                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67778.500094                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67778.500094                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1624378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1624378                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       186616                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       186616                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15262592498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15262592498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1810994                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.103046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.103046                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 81786.087463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81786.087463                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        76799                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        76799                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       109817                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       109817                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9002767000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9002767000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.060639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060639                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81979.720808                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81979.720808                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           79                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            79                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        78610                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        78610                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        78689                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        78689                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.998996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.998996                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        78608                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        78608                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   6035867499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   6035867499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.998971                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.998971                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 76784.392161                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 76784.392161                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1875.510122                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7662566                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            199039                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             38.497812                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1875.510122                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.915776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.915776                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          842                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1164                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          15678109                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         15678109                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  16478266500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
