{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737878869230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737878869230 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 26 13:37:49 2025 " "Processing started: Sun Jan 26 13:37:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737878869230 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878869230 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off t1c_riscv_cpu -c t1c_riscv_cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878869230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737878869337 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737878869337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/reset_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/reset_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_ff " "Found entity 1: reset_ff" {  } { { "code/utils/reset_ff.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/reset_ff.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "code/utils/mux4.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux4.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "code/utils/mux3.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "code/utils/mux2.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/mux2.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/ff.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff " "Found entity 1: ff" {  } { { "code/utils/ff.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/ff.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/utils/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file code/utils/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "code/utils/adder.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/utils/adder.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/top/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/top/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "code/top/cpu.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/writeback/writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/writeback/writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 writeback " "Found entity 1: writeback" {  } { { "code/pl_stages/writeback/writeback.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/writeback/writeback.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/memory/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/memory/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "code/pl_stages/memory/memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/memory/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/memory/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/hazard/hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/hazard/hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "code/pl_stages/hazard/hazard.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/hazard/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/fetch/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/fetch/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/fetch/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/fetch/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "code/pl_stages/fetch/fetch.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/execute/execute.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/execute/execute.v" { { "Info" "ISGN_ENTITY_NAME" "1 execute " "Found entity 1: execute" {  } { { "code/pl_stages/execute/execute.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/execute.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/execute/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/execute/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "code/pl_stages/execute/alu.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/decode/reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/decode/reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "code/pl_stages/decode/reg_file.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/reg_file.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/decode/imm_ext.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/decode/imm_ext.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_ext " "Found entity 1: imm_ext" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/decode/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/decode/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "code/pl_stages/decode/decode.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_stages/decode/control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_stages/decode/control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_regs/pl_reg_mw.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_regs/pl_reg_mw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_mw " "Found entity 1: pl_reg_mw" {  } { { "code/pl_regs/pl_reg_mw.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_mw.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_regs/pl_reg_fd.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_regs/pl_reg_fd.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_fd " "Found entity 1: pl_reg_fd" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_regs/pl_reg_em.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_regs/pl_reg_em.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_em " "Found entity 1: pl_reg_em" {  } { { "code/pl_regs/pl_reg_em.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_em.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/pl_regs/pl_reg_de.v 1 1 " "Found 1 design units, including 1 entities, in source file code/pl_regs/pl_reg_de.v" { { "Info" "ISGN_ENTITY_NAME" "1 pl_reg_de " "Found entity 1: pl_reg_de" {  } { { "code/pl_regs/pl_reg_de.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_de.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737878876437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737878876472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard hazard:hazard_unit " "Elaborating entity \"hazard\" for hierarchy \"hazard:hazard_unit\"" {  } { { "code/top/cpu.v" "hazard_unit" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:fetch_stage " "Elaborating entity \"fetch\" for hierarchy \"fetch:fetch_stage\"" {  } { { "code/top/cpu.v" "fetch_stage" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_ff fetch:fetch_stage\|reset_ff:pc_ff " "Elaborating entity \"reset_ff\" for hierarchy \"fetch:fetch_stage\|reset_ff:pc_ff\"" {  } { { "code/pl_stages/fetch/fetch.v" "pc_ff" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder fetch:fetch_stage\|adder:pc_plus4_adder " "Elaborating entity \"adder\" for hierarchy \"fetch:fetch_stage\|adder:pc_plus4_adder\"" {  } { { "code/pl_stages/fetch/fetch.v" "pc_plus4_adder" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 fetch:fetch_stage\|mux2:pc_mux " "Elaborating entity \"mux2\" for hierarchy \"fetch:fetch_stage\|mux2:pc_mux\"" {  } { { "code/pl_stages/fetch/fetch.v" "pc_mux" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem fetch:fetch_stage\|instr_mem:i_mem " "Elaborating entity \"instr_mem\" for hierarchy \"fetch:fetch_stage\|instr_mem:i_mem\"" {  } { { "code/pl_stages/fetch/fetch.v" "i_mem" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/fetch.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876500 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "79 0 511 instr_mem.v(36) " "Verilog HDL warning at instr_mem.v(36): number of words (79) in memory file does not match the number of elements in the address range \[0:511\]" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 36 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1737878876500 "|cpu|fetch:fetch_stage|instr_mem:i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.data_a 0 instr_mem.v(34) " "Net \"instr_mem.data_a\" at instr_mem.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737878876500 "|cpu|fetch:fetch_stage|instr_mem:i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.waddr_a 0 instr_mem.v(34) " "Net \"instr_mem.waddr_a\" at instr_mem.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737878876500 "|cpu|fetch:fetch_stage|instr_mem:i_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "instr_mem.we_a 0 instr_mem.v(34) " "Net \"instr_mem.we_a\" at instr_mem.v(34) has no driver or initial value, using a default initial value '0'" {  } { { "code/pl_stages/fetch/instr_mem.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/fetch/instr_mem.v" 34 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737878876500 "|cpu|fetch:fetch_stage|instr_mem:i_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_fd pl_reg_fd:fd " "Elaborating entity \"pl_reg_fd\" for hierarchy \"pl_reg_fd:fd\"" {  } { { "code/top/cpu.v" "fd" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:decode_stage " "Elaborating entity \"decode\" for hierarchy \"decode:decode_stage\"" {  } { { "code/top/cpu.v" "decode_stage" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876502 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rs1_d decode.v(50) " "Output port \"rs1_d\" at decode.v(50) has no driver" {  } { { "code/pl_stages/decode/decode.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737878876502 "|cpu|decode:decode_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rs2_d decode.v(51) " "Output port \"rs2_d\" at decode.v(51) has no driver" {  } { { "code/pl_stages/decode/decode.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737878876502 "|cpu|decode:decode_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_d decode.v(52) " "Output port \"rd_d\" at decode.v(52) has no driver" {  } { { "code/pl_stages/decode/decode.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 52 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737878876502 "|cpu|decode:decode_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit decode:decode_stage\|control_unit:cu " "Elaborating entity \"control_unit\" for hierarchy \"decode:decode_stage\|control_unit:cu\"" {  } { { "code/pl_stages/decode/decode.v" "cu" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876502 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control_unit.v(82) " "Verilog HDL Case Statement warning at control_unit.v(82): incomplete case statement has no default case item" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 82 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1737878876503 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_controls control_unit.v(50) " "Verilog HDL Always Construct warning at control_unit.v(50): inferring latch(es) for variable \"alu_controls\", which holds its previous value in one or more paths through the always construct" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737878876503 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[0\] control_unit.v(50) " "Inferred latch for \"alu_controls\[0\]\" at control_unit.v(50)" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876503 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[1\] control_unit.v(50) " "Inferred latch for \"alu_controls\[1\]\" at control_unit.v(50)" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876503 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[2\] control_unit.v(50) " "Inferred latch for \"alu_controls\[2\]\" at control_unit.v(50)" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876503 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_controls\[3\] control_unit.v(50) " "Inferred latch for \"alu_controls\[3\]\" at control_unit.v(50)" {  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876503 "|cpu|decode:decode_stage|control_unit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file decode:decode_stage\|reg_file:rf " "Elaborating entity \"reg_file\" for hierarchy \"decode:decode_stage\|reg_file:rf\"" {  } { { "code/pl_stages/decode/decode.v" "rf" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_ext decode:decode_stage\|imm_ext:imex " "Elaborating entity \"imm_ext\" for hierarchy \"decode:decode_stage\|imm_ext:imex\"" {  } { { "code/pl_stages/decode/decode.v" "imex" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/decode.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876504 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "imm_ext.v(30) " "Verilog HDL Case Statement warning at imm_ext.v(30): incomplete case statement has no default case item" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "imm_val imm_ext.v(30) " "Verilog HDL Always Construct warning at imm_ext.v(30): inferring latch(es) for variable \"imm_val\", which holds its previous value in one or more paths through the always construct" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[0\] imm_ext.v(30) " "Inferred latch for \"imm_val\[0\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[1\] imm_ext.v(30) " "Inferred latch for \"imm_val\[1\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[2\] imm_ext.v(30) " "Inferred latch for \"imm_val\[2\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[3\] imm_ext.v(30) " "Inferred latch for \"imm_val\[3\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[4\] imm_ext.v(30) " "Inferred latch for \"imm_val\[4\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[5\] imm_ext.v(30) " "Inferred latch for \"imm_val\[5\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[6\] imm_ext.v(30) " "Inferred latch for \"imm_val\[6\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[7\] imm_ext.v(30) " "Inferred latch for \"imm_val\[7\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[8\] imm_ext.v(30) " "Inferred latch for \"imm_val\[8\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[9\] imm_ext.v(30) " "Inferred latch for \"imm_val\[9\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[10\] imm_ext.v(30) " "Inferred latch for \"imm_val\[10\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[11\] imm_ext.v(30) " "Inferred latch for \"imm_val\[11\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[12\] imm_ext.v(30) " "Inferred latch for \"imm_val\[12\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[13\] imm_ext.v(30) " "Inferred latch for \"imm_val\[13\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[14\] imm_ext.v(30) " "Inferred latch for \"imm_val\[14\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[15\] imm_ext.v(30) " "Inferred latch for \"imm_val\[15\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[16\] imm_ext.v(30) " "Inferred latch for \"imm_val\[16\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[17\] imm_ext.v(30) " "Inferred latch for \"imm_val\[17\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[18\] imm_ext.v(30) " "Inferred latch for \"imm_val\[18\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[19\] imm_ext.v(30) " "Inferred latch for \"imm_val\[19\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[20\] imm_ext.v(30) " "Inferred latch for \"imm_val\[20\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[21\] imm_ext.v(30) " "Inferred latch for \"imm_val\[21\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[22\] imm_ext.v(30) " "Inferred latch for \"imm_val\[22\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[23\] imm_ext.v(30) " "Inferred latch for \"imm_val\[23\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[24\] imm_ext.v(30) " "Inferred latch for \"imm_val\[24\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[25\] imm_ext.v(30) " "Inferred latch for \"imm_val\[25\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[26\] imm_ext.v(30) " "Inferred latch for \"imm_val\[26\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[27\] imm_ext.v(30) " "Inferred latch for \"imm_val\[27\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[28\] imm_ext.v(30) " "Inferred latch for \"imm_val\[28\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[29\] imm_ext.v(30) " "Inferred latch for \"imm_val\[29\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[30\] imm_ext.v(30) " "Inferred latch for \"imm_val\[30\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "imm_val\[31\] imm_ext.v(30) " "Inferred latch for \"imm_val\[31\]\" at imm_ext.v(30)" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876505 "|cpu|decode:decode_stage|imm_ext:imex"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_de pl_reg_de:de " "Elaborating entity \"pl_reg_de\" for hierarchy \"pl_reg_de:de\"" {  } { { "code/top/cpu.v" "de" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876506 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "execute execute:execute_stage " "Elaborating entity \"execute\" for hierarchy \"execute:execute_stage\"" {  } { { "code/top/cpu.v" "execute_stage" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876507 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "write_data_e execute.v(48) " "Output port \"write_data_e\" at execute.v(48) has no driver" {  } { { "code/pl_stages/execute/execute.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/execute.v" 48 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737878876509 "|cpu|execute:execute_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_e execute.v(49) " "Output port \"rd_e\" at execute.v(49) has no driver" {  } { { "code/pl_stages/execute/execute.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/execute.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737878876509 "|cpu|execute:execute_stage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 execute:execute_stage\|mux3:a_forward_mux " "Elaborating entity \"mux3\" for hierarchy \"execute:execute_stage\|mux3:a_forward_mux\"" {  } { { "code/pl_stages/execute/execute.v" "a_forward_mux" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/execute.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu execute:execute_stage\|alu:main_alu " "Elaborating entity \"alu\" for hierarchy \"execute:execute_stage\|alu:main_alu\"" {  } { { "code/pl_stages/execute/execute.v" "main_alu" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/execute/execute.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_em pl_reg_em:em " "Elaborating entity \"pl_reg_em\" for hierarchy \"pl_reg_em:em\"" {  } { { "code/top/cpu.v" "em" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory_stage " "Elaborating entity \"memory\" for hierarchy \"memory:memory_stage\"" {  } { { "code/top/cpu.v" "memory_stage" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory memory:memory_stage\|data_memory:dm " "Elaborating entity \"data_memory\" for hierarchy \"memory:memory_stage\|data_memory:dm\"" {  } { { "code/pl_stages/memory/memory.v" "dm" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/memory.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876513 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "data_memory.v(30) " "Verilog HDL Case Statement warning at data_memory.v(30): incomplete case statement has no default case item" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_data_m data_memory.v(30) " "Verilog HDL Always Construct warning at data_memory.v(30): inferring latch(es) for variable \"read_data_m\", which holds its previous value in one or more paths through the always construct" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[0\] data_memory.v(30) " "Inferred latch for \"read_data_m\[0\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[1\] data_memory.v(30) " "Inferred latch for \"read_data_m\[1\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[2\] data_memory.v(30) " "Inferred latch for \"read_data_m\[2\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[3\] data_memory.v(30) " "Inferred latch for \"read_data_m\[3\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[4\] data_memory.v(30) " "Inferred latch for \"read_data_m\[4\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[5\] data_memory.v(30) " "Inferred latch for \"read_data_m\[5\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[6\] data_memory.v(30) " "Inferred latch for \"read_data_m\[6\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[7\] data_memory.v(30) " "Inferred latch for \"read_data_m\[7\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[8\] data_memory.v(30) " "Inferred latch for \"read_data_m\[8\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[9\] data_memory.v(30) " "Inferred latch for \"read_data_m\[9\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[10\] data_memory.v(30) " "Inferred latch for \"read_data_m\[10\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[11\] data_memory.v(30) " "Inferred latch for \"read_data_m\[11\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[12\] data_memory.v(30) " "Inferred latch for \"read_data_m\[12\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[13\] data_memory.v(30) " "Inferred latch for \"read_data_m\[13\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[14\] data_memory.v(30) " "Inferred latch for \"read_data_m\[14\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[15\] data_memory.v(30) " "Inferred latch for \"read_data_m\[15\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[16\] data_memory.v(30) " "Inferred latch for \"read_data_m\[16\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[17\] data_memory.v(30) " "Inferred latch for \"read_data_m\[17\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[18\] data_memory.v(30) " "Inferred latch for \"read_data_m\[18\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[19\] data_memory.v(30) " "Inferred latch for \"read_data_m\[19\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[20\] data_memory.v(30) " "Inferred latch for \"read_data_m\[20\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[21\] data_memory.v(30) " "Inferred latch for \"read_data_m\[21\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[22\] data_memory.v(30) " "Inferred latch for \"read_data_m\[22\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[23\] data_memory.v(30) " "Inferred latch for \"read_data_m\[23\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[24\] data_memory.v(30) " "Inferred latch for \"read_data_m\[24\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[25\] data_memory.v(30) " "Inferred latch for \"read_data_m\[25\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[26\] data_memory.v(30) " "Inferred latch for \"read_data_m\[26\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[27\] data_memory.v(30) " "Inferred latch for \"read_data_m\[27\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[28\] data_memory.v(30) " "Inferred latch for \"read_data_m\[28\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[29\] data_memory.v(30) " "Inferred latch for \"read_data_m\[29\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[30\] data_memory.v(30) " "Inferred latch for \"read_data_m\[30\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_data_m\[31\] data_memory.v(30) " "Inferred latch for \"read_data_m\[31\]\" at data_memory.v(30)" {  } { { "code/pl_stages/memory/data_memory.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878876514 "|cpu|memory:memory_stage|data_memory:dm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pl_reg_mw pl_reg_mw:mw " "Elaborating entity \"pl_reg_mw\" for hierarchy \"pl_reg_mw:mw\"" {  } { { "code/top/cpu.v" "mw" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "writeback writeback:writeback_stage " "Elaborating entity \"writeback\" for hierarchy \"writeback:writeback_stage\"" {  } { { "code/top/cpu.v" "writeback_stage" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/top/cpu.v" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878876516 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "rd_w writeback.v(37) " "Output port \"rd_w\" at writeback.v(37) has no driver" {  } { { "code/pl_stages/writeback/writeback.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/writeback/writeback.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737878876516 "|cpu|writeback:writeback_stage"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "reg_write_w writeback.v(35) " "Output port \"reg_write_w\" at writeback.v(35) has no driver" {  } { { "code/pl_stages/writeback/writeback.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/writeback/writeback.v" 35 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1737878876516 "|cpu|writeback:writeback_stage"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:memory_stage\|data_memory:dm\|ram " "RAM logic \"memory:memory_stage\|data_memory:dm\|ram\" is uninferred due to asynchronous read logic" {  } { { "code/pl_stages/memory/data_memory.v" "ram" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/memory/data_memory.v" 15 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1737878876886 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "decode:decode_stage\|reg_file:rf\|reg_array " "RAM logic \"decode:decode_stage\|reg_file:rf\|reg_array\" is uninferred due to asynchronous read logic" {  } { { "code/pl_stages/decode/reg_file.v" "reg_array" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/reg_file.v" 32 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1737878876886 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1737878876886 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/bala/git_stuff/RISCV-Processor/v3/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/bala/git_stuff/RISCV-Processor/v3/db/t1c_riscv_cpu.ram0_instr_mem_8ff0214b.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1737878876895 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1737878877639 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:decode_stage\|imm_ext:imex\|imm_val\[7\] decode:decode_stage\|imm_ext:imex\|imm_val\[6\] " "Duplicate LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[7\]\" merged with LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[6\]\"" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1737878877650 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:decode_stage\|imm_ext:imex\|imm_val\[9\] decode:decode_stage\|imm_ext:imex\|imm_val\[6\] " "Duplicate LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[9\]\" merged with LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[6\]\"" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1737878877650 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:decode_stage\|imm_ext:imex\|imm_val\[31\] decode:decode_stage\|imm_ext:imex\|imm_val\[26\] " "Duplicate LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[31\]\" merged with LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[26\]\"" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1737878877650 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:decode_stage\|imm_ext:imex\|imm_val\[27\] decode:decode_stage\|imm_ext:imex\|imm_val\[26\] " "Duplicate LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[27\]\" merged with LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[26\]\"" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1737878877650 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "decode:decode_stage\|imm_ext:imex\|imm_val\[29\] decode:decode_stage\|imm_ext:imex\|imm_val\[26\] " "Duplicate LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[29\]\" merged with LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[26\]\"" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Design Software" 0 -1 1737878877650 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Analysis & Synthesis" 0 -1 1737878877650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[4\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877650 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877650 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[3\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[2\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[0\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[1\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[5\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[6\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[8\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[10\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[11\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[12\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[13\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[14\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[15\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[16\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[17\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[18\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[19\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[20\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[21\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[22\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877651 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877651 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[23\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877652 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[24\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877652 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[25\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877652 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[28\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877652 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|imm_ext:imex\|imm_val\[30\] " "Latch decode:decode_stage\|imm_ext:imex\|imm_val\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877652 ""}  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|control_unit:cu\|alu_controls\[3\] " "Latch decode:decode_stage\|control_unit:cu\|alu_controls\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[6\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[6\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877652 ""}  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|control_unit:cu\|alu_controls\[1\] " "Latch decode:decode_stage\|control_unit:cu\|alu_controls\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[0\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[0\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877652 ""}  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|control_unit:cu\|alu_controls\[0\] " "Latch decode:decode_stage\|control_unit:cu\|alu_controls\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[4\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[4\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877652 ""}  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877652 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "decode:decode_stage\|control_unit:cu\|alu_controls\[2\] " "Latch decode:decode_stage\|control_unit:cu\|alu_controls\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA pl_reg_fd:fd\|instr_f_o\[6\] " "Ports D and ENA on the latch are fed by the same signal pl_reg_fd:fd\|instr_f_o\[6\]" {  } { { "code/pl_regs/pl_reg_fd.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_regs/pl_reg_fd.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1737878877652 ""}  } { { "code/pl_stages/decode/control_unit.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/control_unit.v" 50 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1737878877652 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[4\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[4\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[3\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[3\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[2\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[2\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[0\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[0\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[1\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[1\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[5\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[5\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[6\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[6\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[8\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[8\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[10\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[10\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[11\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[11\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[12\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[12\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[13\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[13\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[14\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[14\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[15\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[15\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[16\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[16\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[17\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[17\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877955 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[18\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[18\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[19\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[19\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[20\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[20\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[21\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[21\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[22\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[22\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[23\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[23\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[24\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[24\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[25\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[25\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[26\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[26\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[28\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[28\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "decode:decode_stage\|imm_ext:imex\|imm_val\[30\] " "LATCH primitive \"decode:decode_stage\|imm_ext:imex\|imm_val\[30\]\" is permanently enabled" {  } { { "code/pl_stages/decode/imm_ext.v" "" { Text "/home/bala/git_stuff/RISCV-Processor/v3/code/pl_stages/decode/imm_ext.v" 30 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737878877956 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737878878226 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737878881106 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737878881261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737878881261 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1569 " "Implemented 1569 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737878881372 ""} { "Info" "ICUT_CUT_TM_OPINS" "64 " "Implemented 64 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737878881372 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1503 " "Implemented 1503 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737878881372 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737878881372 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737878881386 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 26 13:38:01 2025 " "Processing ended: Sun Jan 26 13:38:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737878881386 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737878881386 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737878881386 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737878881386 ""}
