From: Kukjin Kim <kgene@kernel.org>
Subject: RE: [PATCH Resend 1/1] clk: exynos4: Add clock entries for TMU
Date: Wed, 24 Jul 2013 21:05:46 +0900
Message-ID: <0eb201ce8866$212e3080$638a9180$@org>
References: <1374660555-17429-1-git-send-email-sachin.kamat@linaro.org>
Mime-Version: 1.0
Content-Type: text/plain; charset=us-ascii
Content-Transfer-Encoding: 7bit
Return-path: <linux-samsung-soc-owner@vger.kernel.org>
Received: from mailout4.samsung.com ([203.254.224.34]:24593 "EHLO
	mailout4.samsung.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S1751376Ab3GXMFs (ORCPT
	<rfc822;linux-samsung-soc@vger.kernel.org>);
	Wed, 24 Jul 2013 08:05:48 -0400
Received: from epcpsbgr4.samsung.com
 (u144.gpu120.samsung.co.kr [203.254.230.144])
 by mailout4.samsung.com (Oracle Communications Messaging Server 7u4-24.01
 (7.0.4.24.0) 64bit (built Nov 17 2011))
 with ESMTP id <0MQF005XBW9KS410@mailout4.samsung.com> for
 linux-samsung-soc@vger.kernel.org; Wed, 24 Jul 2013 21:05:47 +0900 (KST)
In-reply-to: <1374660555-17429-1-git-send-email-sachin.kamat@linaro.org>
Content-language: ko
Sender: linux-samsung-soc-owner@vger.kernel.org
List-Id: linux-samsung-soc@vger.kernel.org
To: 'Sachin Kamat' <sachin.kamat@linaro.org>, linux-arm-kernel@lists.infradead.org
Cc: linux-samsung-soc@vger.kernel.org, kgene@kernel.org, mturquette@linaro.org

Sachin Kamat wrote:
> 
> Added clock entries for thermal management unit (TMU) for
> Exynos4 SoCs.
> 
> Signed-off-by: Sachin Kamat <sachin.kamat@linaro.org>

Acked-by: Kukjin Kim <kgene.kim@samsung.com>

Mike, I remember you're ok this for v3.12 so if you do not apply this in
clk-next yet, please go ahead :)

Thanks,
Kukjin

> ---
> Resending this (after rebasing) based on the below discussion:
> http://comments.gmane.org/gmane.linux.kernel.samsung-soc/19933
> 
> Previous version:
> http://comments.gmane.org/gmane.linux.kernel.samsung-soc/18081
> ---
>  .../devicetree/bindings/clock/exynos4-clock.txt    |    1 +
>  drivers/clk/samsung/clk-exynos4.c                  |    4 +++-
>  2 files changed, 4 insertions(+), 1 deletion(-)
> 
> diff --git a/Documentation/devicetree/bindings/clock/exynos4-clock.txt
> b/Documentation/devicetree/bindings/clock/exynos4-clock.txt
> index 14d5c2a..c6bf8a6 100644
> --- a/Documentation/devicetree/bindings/clock/exynos4-clock.txt
> +++ b/Documentation/devicetree/bindings/clock/exynos4-clock.txt
> @@ -236,6 +236,7 @@ Exynos4 SoC and this is specified where applicable.
>    spi0_isp_sclk       380     Exynos4x12
>    spi1_isp_sclk       381     Exynos4x12
>    uart_isp_sclk       382     Exynos4x12
> +  tmu_apbif           383
> 
>  		[Mux Clocks]
> 
> diff --git a/drivers/clk/samsung/clk-exynos4.c b/drivers/clk/samsung/clk-
> exynos4.c
> index 75635eb..cee297d 100644
> --- a/drivers/clk/samsung/clk-exynos4.c
> +++ b/drivers/clk/samsung/clk-exynos4.c
> @@ -169,7 +169,7 @@ enum exynos4_clks {
>  	gicisp, smmu_isp, smmu_drc, smmu_fd, smmu_lite0, smmu_lite1,
> mcuctl_isp,
>  	mpwm_isp, i2c0_isp, i2c1_isp, mtcadc_isp, pwm_isp, wdt_isp,
> uart_isp,
>  	asyncaxim, smmu_ispcx, spi0_isp, spi1_isp, pwm_isp_sclk,
> spi0_isp_sclk,
> -	spi1_isp_sclk, uart_isp_sclk,
> +	spi1_isp_sclk, uart_isp_sclk, tmu_apbif,
> 
>  	/* mux clocks */
>  	mout_fimc0 = 384, mout_fimc1, mout_fimc2, mout_fimc3, mout_cam0,
> @@ -814,6 +814,7 @@ static struct samsung_gate_clock
exynos4210_gate_clks[]
> __initdata = {
>  	GATE_A(keyif, "keyif", "aclk100", E4210_GATE_IP_PERIR, 16, 0, 0,
> "keypad"),
>  	GATE_DA(sclk_fimd1, "exynos4-fb.1", "sclk_fimd1", "div_fimd1",
>  			E4210_SRC_MASK_LCD1, 0, CLK_SET_RATE_PARENT, 0,
> "sclk_fimd"),
> +	GATE(tmu_apbif, "tmu_apbif", "aclk100", E4210_GATE_IP_PERIR, 17, 0,
> 0),
>  };
> 
>  /* list of gate clocks supported in exynos4x12 soc */
> @@ -915,6 +916,7 @@ static struct samsung_gate_clock
exynos4x12_gate_clks[]
> __initdata = {
>  	GATE(spi1_isp, "spi1_isp", "aclk200", E4X12_GATE_ISP1, 13,
>  			CLK_IGNORE_UNUSED, 0),
>  	GATE(g2d, "g2d", "aclk200", GATE_IP_DMC, 23, 0, 0),
> +	GATE(tmu_apbif, "tmu_apbif", "aclk100", E4X12_GATE_IP_PERIR, 17, 0,
> 0),
>  };
> 
>  /*
> --
> 1.7.9.5
