set tool_name "ModelSim (Verilog)"
set corner_file_list {
	{{"Slow Model"} {AlteraClock.vo AlteraClock_v.sdo}}
	{{"Fast Model"} {AlteraClock_fast.vo AlteraClock_v_fast.sdo}}
}
