Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jun  8 22:17:45 2021
| Host         : Lenovo-Y50 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rlc_design_wrapper_timing_summary_routed.rpt -pb rlc_design_wrapper_timing_summary_routed.pb -rpx rlc_design_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : rlc_design_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.055        0.000                      0                 2847        0.024        0.000                      0                 2847        4.020        0.000                       0                  1339  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          1.055        0.000                      0                 2847        0.024        0.000                      0                 2847        4.020        0.000                       0                  1339  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.805ns  (logic 2.567ns (29.154%)  route 6.238ns (70.846%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.650ns = ( 12.650 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 f  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 f  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.474     9.483    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X42Y85         LUT4 (Prop_lut4_I2_O)        0.146     9.629 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[16]_i_7/O
                         net (fo=1, routed)           1.101    10.731    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[16]_i_7_n_0
    SLICE_X44Y85         LUT6 (Prop_lut6_I0_O)        0.328    11.059 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[16]_i_4/O
                         net (fo=1, routed)           0.564    11.623    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[16]_i_4_n_0
    SLICE_X46Y83         LUT6 (Prop_lut6_I4_O)        0.124    11.747 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[16]_i_1/O
                         net (fo=1, routed)           0.000    11.747    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[16]_i_1_n_0
    SLICE_X46Y83         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.471    12.650    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X46Y83         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout_reg[16]/C
                         clock pessimism              0.229    12.879    
                         clock uncertainty           -0.154    12.725    
    SLICE_X46Y83         FDRE (Setup_fdre_C_D)        0.077    12.802    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout_reg[16]
  -------------------------------------------------------------------
                         required time                         12.802    
                         arrival time                         -11.747    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.379ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.489ns  (logic 2.341ns (27.577%)  route 6.148ns (72.423%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.314     9.323    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X45Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.447 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6/O
                         net (fo=20, routed)          1.012    10.459    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6_n_0
    SLICE_X51Y94         LUT4 (Prop_lut4_I1_O)        0.124    10.583 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[24]_i_2/O
                         net (fo=1, routed)           0.724    11.307    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[24]_i_2_n_0
    SLICE_X46Y97         LUT5 (Prop_lut5_I0_O)        0.124    11.431 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[24]_i_1/O
                         net (fo=1, routed)           0.000    11.431    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[24]
    SLICE_X46Y97         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.479    12.658    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X46Y97         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[24]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X46Y97         FDRE (Setup_fdre_C_D)        0.077    12.810    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[24]
  -------------------------------------------------------------------
                         required time                         12.810    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  1.379    

Slack (MET) :             1.380ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.327ns  (logic 2.341ns (28.113%)  route 5.986ns (71.887%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.314     9.323    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X45Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.447 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6/O
                         net (fo=20, routed)          1.130    10.577    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6_n_0
    SLICE_X52Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.701 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[19]_i_3/O
                         net (fo=1, routed)           0.444    11.145    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[19]_i_3_n_0
    SLICE_X52Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.269 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[19]_i_1/O
                         net (fo=1, routed)           0.000    11.269    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[19]
    SLICE_X52Y93         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.466    12.645    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X52Y93         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[19]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X52Y93         FDRE (Setup_fdre_C_D)        0.029    12.649    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[19]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -11.269    
  -------------------------------------------------------------------
                         slack                                  1.380    

Slack (MET) :             1.421ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 2.341ns (28.255%)  route 5.944ns (71.745%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.314     9.323    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X45Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.447 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6/O
                         net (fo=20, routed)          1.129    10.576    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6_n_0
    SLICE_X51Y93         LUT5 (Prop_lut5_I2_O)        0.124    10.700 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[22]_i_3/O
                         net (fo=1, routed)           0.403    11.103    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[22]_i_3_n_0
    SLICE_X51Y93         LUT6 (Prop_lut6_I2_O)        0.124    11.227 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[22]_i_1/O
                         net (fo=1, routed)           0.000    11.227    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[22]
    SLICE_X51Y93         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.466    12.645    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X51Y93         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[22]/C
                         clock pessimism              0.129    12.774    
                         clock uncertainty           -0.154    12.620    
    SLICE_X51Y93         FDRE (Setup_fdre_C_D)        0.029    12.649    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[22]
  -------------------------------------------------------------------
                         required time                         12.649    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.462ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.360ns  (logic 2.341ns (28.002%)  route 6.019ns (71.998%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.314     9.323    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X45Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.447 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6/O
                         net (fo=20, routed)          1.043    10.491    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6_n_0
    SLICE_X47Y97         LUT4 (Prop_lut4_I1_O)        0.124    10.615 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_2/O
                         net (fo=1, routed)           0.564    11.178    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_2_n_0
    SLICE_X44Y97         LUT5 (Prop_lut5_I0_O)        0.124    11.302 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_1/O
                         net (fo=1, routed)           0.000    11.302    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]
    SLICE_X44Y97         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.479    12.658    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X44Y97         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[31]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)        0.031    12.764    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[31]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.302    
  -------------------------------------------------------------------
                         slack                                  1.462    

Slack (MET) :             1.491ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 2.341ns (28.106%)  route 5.988ns (71.894%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.314     9.323    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X45Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.447 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6/O
                         net (fo=20, routed)          1.281    10.729    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6_n_0
    SLICE_X47Y97         LUT5 (Prop_lut5_I2_O)        0.124    10.853 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[29]_i_4/O
                         net (fo=1, routed)           0.295    11.147    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[29]_i_4_n_0
    SLICE_X44Y97         LUT6 (Prop_lut6_I2_O)        0.124    11.271 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[29]_i_1/O
                         net (fo=1, routed)           0.000    11.271    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[29]
    SLICE_X44Y97         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.479    12.658    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X44Y97         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[29]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X44Y97         FDRE (Setup_fdre_C_D)        0.029    12.762    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[29]
  -------------------------------------------------------------------
                         required time                         12.762    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  1.491    

Slack (MET) :             1.493ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.329ns  (logic 2.569ns (30.844%)  route 5.760ns (69.156%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.658ns = ( 12.658 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.439     9.448    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X50Y90         LUT6 (Prop_lut6_I3_O)        0.124     9.572 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[5]_i_4/O
                         net (fo=1, routed)           1.068    10.640    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[5]_i_4_n_0
    SLICE_X41Y95         LUT3 (Prop_lut3_I1_O)        0.150    10.790 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[5]_i_3/O
                         net (fo=1, routed)           0.154    10.945    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[5]_i_3_n_0
    SLICE_X41Y95         LUT6 (Prop_lut6_I2_O)        0.326    11.271 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[5]_i_1/O
                         net (fo=1, routed)           0.000    11.271    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[5]
    SLICE_X41Y95         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.479    12.658    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X41Y95         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[5]/C
                         clock pessimism              0.229    12.887    
                         clock uncertainty           -0.154    12.733    
    SLICE_X41Y95         FDRE (Setup_fdre_C_D)        0.031    12.764    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  1.493    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.248ns  (logic 2.341ns (28.383%)  route 5.907ns (71.617%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.644ns = ( 12.644 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.314     9.323    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X45Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.447 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6/O
                         net (fo=20, routed)          0.890    10.337    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6_n_0
    SLICE_X50Y92         LUT5 (Prop_lut5_I2_O)        0.124    10.461 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[17]_i_2/O
                         net (fo=1, routed)           0.605    11.066    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[17]_i_2_n_0
    SLICE_X50Y92         LUT6 (Prop_lut6_I2_O)        0.124    11.190 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[17]_i_1/O
                         net (fo=1, routed)           0.000    11.190    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[17]
    SLICE_X50Y92         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.465    12.644    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X50Y92         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[17]/C
                         clock pessimism              0.129    12.773    
                         clock uncertainty           -0.154    12.619    
    SLICE_X50Y92         FDRE (Setup_fdre_C_D)        0.077    12.696    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[17]
  -------------------------------------------------------------------
                         required time                         12.696    
                         arrival time                         -11.190    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.516ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.302ns  (logic 2.341ns (28.199%)  route 5.961ns (71.801%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.314     9.323    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X45Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.447 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6/O
                         net (fo=20, routed)          1.056    10.503    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[31]_i_6_n_0
    SLICE_X48Y96         LUT5 (Prop_lut5_I2_O)        0.124    10.627 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[25]_i_2/O
                         net (fo=1, routed)           0.493    11.120    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[25]_i_2_n_0
    SLICE_X48Y96         LUT6 (Prop_lut6_I2_O)        0.124    11.244 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[25]_i_1/O
                         net (fo=1, routed)           0.000    11.244    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[25]
    SLICE_X48Y96         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.477    12.656    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X48Y96         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[25]/C
                         clock pessimism              0.229    12.885    
                         clock uncertainty           -0.154    12.731    
    SLICE_X48Y96         FDRE (Setup_fdre_C_D)        0.029    12.760    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i_reg[25]
  -------------------------------------------------------------------
                         required time                         12.760    
                         arrival time                         -11.244    
  -------------------------------------------------------------------
                         slack                                  1.516    

Slack (MET) :             1.518ns  (required time - arrival time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.229ns  (logic 2.341ns (28.446%)  route 5.888ns (71.554%))
  Logic Levels:           7  (CARRY4=1 LUT3=2 LUT6=4)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    2.942ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.648     2.942    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X35Y87         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y87         FDRE (Prop_fdre_C_Q)         0.456     3.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[0]/Q
                         net (fo=22, routed)          0.654     4.052    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg_n_0_[0]
    SLICE_X34Y87         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.732     4.784 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2/O[3]
                         net (fo=9, routed)           1.150     5.934    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/k_reg[3]_i_2_n_4
    SLICE_X34Y83         LUT3 (Prop_lut3_I0_O)        0.329     6.263 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24/O
                         net (fo=2, routed)           0.848     7.111    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_24_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I2_O)        0.328     7.439 f  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11/O
                         net (fo=1, routed)           0.446     7.885    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_11_n_0
    SLICE_X34Y83         LUT6 (Prop_lut6_I5_O)        0.124     8.009 f  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4/O
                         net (fo=165, routed)         1.116     9.125    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/i[0]_i_4_n_0
    SLICE_X44Y88         LUT3 (Prop_lut3_I1_O)        0.124     9.249 f  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[1]_i_8/O
                         net (fo=21, routed)          1.025    10.274    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[1]_i_8_n_0
    SLICE_X50Y85         LUT6 (Prop_lut6_I3_O)        0.124    10.398 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[31]_i_3/O
                         net (fo=1, routed)           0.649    11.047    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[31]_i_3_n_0
    SLICE_X50Y80         LUT6 (Prop_lut6_I3_O)        0.124    11.171 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[31]_i_1/O
                         net (fo=1, routed)           0.000    11.171    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout[31]_i_1_n_0
    SLICE_X50Y80         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        1.455    12.634    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/s00_axi_aclk
    SLICE_X50Y80         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout_reg[31]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X50Y80         FDRE (Setup_fdre_C_D)        0.081    12.690    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/rlc_decoder_rtl_inst/a_dataout_reg[31]
  -------------------------------------------------------------------
                         required time                         12.690    
                         arrival time                         -11.171    
  -------------------------------------------------------------------
                         slack                                  1.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.664%)  route 0.175ns (55.336%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.656     0.992    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/Q
                         net (fo=1, routed)           0.175     1.308    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[13]
    SLICE_X26Y99         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.844     1.210    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.284    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.006%)  route 0.179ns (55.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.656     0.992    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[10]/Q
                         net (fo=1, routed)           0.179     1.312    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[14]
    SLICE_X26Y99         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.844     1.210    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.269    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.312    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.577     0.913    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.164    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y97         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.845     1.211    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.112    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.554     0.890    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y86         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q
                         net (fo=1, routed)           0.054     1.085    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/slv_reg0_reg_n_0_[25]
    SLICE_X32Y86         LUT5 (Prop_lut5_I3_O)        0.045     1.130 r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     1.130    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X32Y86         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.820     1.186    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y86         FDRE                                         r  rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism             -0.283     0.903    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.121     1.024    rlc_design_i/decoder_ip_0/inst/decoder_ip_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.024    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.148ns (54.761%)  route 0.122ns (45.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.576     0.912    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X30Y94         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.148     1.060 r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.122     1.182    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X26Y94         SRLC32E                                      r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.843     1.209    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.264     0.945    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.129     1.074    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.182    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.617%)  route 0.266ns (65.383%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.656     0.992    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X27Y100        FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.266     1.399    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X26Y99         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.844     1.210    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X26Y99         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.283    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.577     0.913    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[4]/Q
                         net (fo=1, routed)           0.110     1.164    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[8]
    SLICE_X30Y97         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.845     1.211    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.046    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4
  -------------------------------------------------------------------
                         required time                         -1.046    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.576     0.912    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[9]/Q
                         net (fo=1, routed)           0.056     1.108    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[9]
    SLICE_X31Y93         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.844     1.210    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.078     0.990    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.577     0.913    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y98         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y98         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.164    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y97         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.845     1.211    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y97         SRL16E                                       r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y97         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.044    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.576     0.912    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.056     1.108    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X31Y93         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    rlc_design_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1339, routed)        0.844     1.210    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X31Y93         FDRE                                         r  rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.912    
    SLICE_X31Y93         FDRE (Hold_fdre_C_D)         0.076     0.988    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { rlc_design_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  rlc_design_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y73    rlc_design_i/coder_ip_0/inst/coder_ip_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y74    rlc_design_i/coder_ip_0/inst/coder_ip_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y74    rlc_design_i/coder_ip_0/inst/coder_ip_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X33Y74    rlc_design_i/coder_ip_0/inst/coder_ip_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y74    rlc_design_i/coder_ip_0/inst/coder_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y74    rlc_design_i/coder_ip_0/inst/coder_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y73    rlc_design_i/coder_ip_0/inst/coder_ip_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y74    rlc_design_i/coder_ip_0/inst/coder_ip_v1_0_S00_AXI_inst/rlc_coder_rtl_inst/i_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y74    rlc_design_i/coder_ip_0/inst/coder_ip_v1_0_S00_AXI_inst/rlc_coder_rtl_inst/i_reg[6]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y97    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X50Y72    rlc_design_i/rst_ps7_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y90    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y99    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y87    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y87    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y84    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    rlc_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



