@inproceedings{Banakar:2002,
 author = {Banakar, Rajeshwari and Steinke, Stefan and Lee, Bo-Sik and Balakrishnan, M. and Marwedel, Peter},
 title = {Scratchpad Memory: Design Alternative for Cache On-chip Memory in Embedded Systems},
 booktitle = {Proceedings of the Tenth International Symposium on Hardware/Software Codesign},
 series = {CODES '02},
 year = {2002},
 isbn = {1-58113-542-4},
 location = {Estes Park, Colorado},
 numpages = {6},
 doi = {10.1145/774789.774805},
 acmid = {774805}
} 

@inproceedings{Janapsatya:2006,
 author = {Janapsatya, Andhi and Ignjatovi\'{c}, Aleksandar and Parameswaran, Sri},
 title = {A Novel Instruction Scratchpad Memory Optimization Method Based on Concomitance Metric},
 booktitle = {Proceedings of the 2006 Asia and South Pacific Design Automation Conference},
 series = {ASP-DAC '06},
 year = {2006},
 isbn = {0-7803-9451-8},
 location = {Yokohama, Japan},
 pages = {612--617},
 numpages = {6},
 url = {http://dx.doi.org/10.1145/1118299.1118443},
 doi = {10.1145/1118299.1118443},
 acmid = {1118443},
 publisher = {IEEE Press},
 address = {Piscataway, NJ, USA},
} 

@inproceedings{Rodriguez:2006,
 author = {Rodriguez, Samuel and Jacob, Bruce},
 title = {Energy/Power Breakdown of Pipelined Nanometer Caches (90Nm/65Nm/45Nm/32Nm)},
 booktitle = {Proceedings of the 2006 International Symposium on Low Power Electronics and Design},
 series = {ISLPED '06},
 year = {2006},
 isbn = {1-59593-462-6},
 location = {Tegernsee, Bavaria, Germany},
 pages = {25--30},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/1165573.1165581},
 doi = {10.1145/1165573.1165581},
 acmid = {1165581},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache design, nanometer design, pipelined caches},
} 

[download] 

@book{Coffman:1973,
 author = {Coffman,Jr., Edward G. and Denning, Peter J.},
 title = {Operating Systems Theory},
 year = {1973},
 isbn = {0136378684},
 publisher = {Prentice Hall Professional Technical Reference}
} 

@article{power,
 author = {Sinharoy, B. and Kalla, R. N. and Tendler, J. M. and Eickemeyer, R. J. and Joyner, J. B.},
 title = {Power5 system microarchitecture},
 journal = {IBM J. Res. Dev},
 issue_date = {2005},
 year = {2005},
}

@book{Hennessy:2011,
 author = {Hennessy, John L. and Patterson, David A.},
 title = {Computer Architecture, Fifth Edition: A Quantitative Approach},
 year = {2011},
 isbn = {012383872X, 9780123838728},
 edition = {5th},
 publisher = {Morgan Kaufmann Publishers Inc.},
 address = {San Francisco, CA, USA},
} 


@article{Hill:1990,
 author = {Hill, Mark D.},
 title = {What is Scalability?},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {Dec. 1990},
 volume = {18},
 number = {4},
 month = dec,
 year = {1990},
 issn = {0163-5964},
 pages = {18--21},
 numpages = {4},
 url = {http://doi.acm.org/10.1145/121973.121975},
 doi = {10.1145/121973.121975},
 acmid = {121975},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {multiprocessor, parallel random access machine (PRAM), scalability and speedup},
} 



@MISC{xiang:2013,
    author = {Xiaoya Xiang and Chen Ding and Hao Luo and Bin Bao},
    title = {HOTL: A Higher Order Theory of Locality},
    year = {2013},
    booktitle = {Proceedings in ASPLOS'13}
}

@inproceedings{vaumourin:2014,
author = {Vaumourin, Gregory and Dombek, Thomas and Guerre, Alexandre and Barthou,Denis},
title = {Specific Read Only Data Management for Memory Hierarchy Optimization },
booktitle = {Proceedings on the 4th Embedded Operating Systems Workshop} ,
year={2014}
}


@article{Leverich:2007,
 author = {Leverich, Jacob and Arakida, Hideho and Solomatnikov, Alex and Firoozshahian, Amin and Horowitz, Mark and Kozyrakis, Christos},
 title = {Comparing Memory Systems for Chip Multiprocessors},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2007},
 volume = {35},
 number = {2},
 month = jun,
 year = {2007},
 issn = {0163-5964},
 pages = {358--368},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1273440.1250707},
 doi = {10.1145/1273440.1250707},
 acmid = {1250707},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {chip multiprocessors, coherent caches, locality optimizations, parallel programming, streaming memory}
} 



@inproceedings{Guthaus:2001,
 author = {Guthaus, M. R. and Ringenberg, J. S. and Ernst, D. and Austin, T. M. and Mudge, T. and Brown, R. B.},
 title = {MiBench: A Free, Commercially Representative Embedded Benchmark Suite},
 booktitle = {Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop},
 series = {WWC '01},
 year = {2001},
 isbn = {0-7803-7315-4},
 url = {http://dx.doi.org/10.1109/WWC.2001.15},
 doi = {10.1109/WWC.2001.15},
 acmid = {1128563},
} 

@article{cacti,
author={Muralimanohar, N. and Balasubramonian, R. and Jouppi, N.P.},
journal={Micro, IEEE},
title={Architecting Efficient Interconnects for Large Caches with CACTI 6.0},
year={2008},
month={Jan},
volume={28},
number={1},
pages={69-79},
keywords={multiprocessor interconnection networks;CACTI 6.0;cache access;interconnect design;interconnection networks;large scalable caches;Delay estimation;Fabrics;Intelligent networks;Microprocessors;Multicore processing;Multiprocessor interconnection networks;Network-on-a-chip;Read-write memory;Space exploration;Technological innovation;CACTI 6.0;cache design;on-chip interconnects},
doi={10.1109/MM.2008.2},
ISSN={0272-1732},
}

@article{Bennett:1975,
 author = {Bennett, B. T. and Kruskal, V. J.},
 title = {LRU Stack Processing},
 journal = {IBM J. Res. Dev.},
 issue_date = {July 1975},
 volume = {19},
 number = {4},
 month = jul,
 year = {1975},
 issn = {0018-8646},
 pages = {353--357},
 numpages = {5},
 url = {http://dx.doi.org/10.1147/rd.194.0353},
 doi = {10.1147/rd.194.0353},
 acmid = {1664467},
 publisher = {IBM Corp.},
 address = {Riverton, NJ, USA},
} 


@ARTICLE{Guo:2013,
author={Yibo Guo and Qingfeng Zhuge and Jingtong Hu and Juan Yi and Meikang Qiu and Sha, E.H.-M.},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
title={Data Placement and Duplication for Embedded Multicore Systems With Scratch Pad Memory},
year={2013},
month={June},
volume={32},
number={6},
pages={809-817},
keywords={embedded systems;microprocessor chips;multiprocessing systems;semiconductor storage;RDPM algorithm;RDPM-DUP;data duplication;data placement algorithm;embedded multicore systems;near-optimal data placement;polynomial time algorithm;regional data placement;scratch pad memory;Data duplication;data placement;embedded systems;multicore;scratch pad memory},
doi={10.1109/TCAD.2013.2238990},
ISSN={0278-0070}
}


@ARTICLE{Marongiu:2012,
author={Marongiu, A and Benini, L.},
journal={Computers, IEEE Transactions on},
title={An OpenMP Compiler for Efficient Use of Distributed Scratchpad Memory in MPSoCs},
year={2012},
month={Feb},
volume={61},
number={2},
pages={222-236},
keywords={application program interfaces;distributed shared memory systems;embedded systems;microprocessor chips;optimising compilers;parallel memories;pattern classification;system-on-chip;MPSoC;OpenMP compiler;data allocation schemes;distributed scratchpad memory;embedded systems;memory modules;mobile systems;on-chip memory space;optimization;programming models;trigger array data partitioning;Arrays;Memory management;Program processors;Programming;Random access memory;System-on-a-chip;MPSoC;NUMA.;OpenMP;array partitioning;multiple scratchpads},
doi={10.1109/TC.2010.199},
ISSN={0018-9340},
}

@inproceedings{Chen:2006,
 author = {Chen, G. and Ozturk, O. and Kandemir, M. and Karakoy, M.},
 title = {Dynamic Scratch-pad Memory Management for Irregular Array Access Patterns},
 booktitle = {Proceedings of the Conference on Design, Automation and Test in Europe: Proceedings},
 series = {DATE '06},
 year = {2006},
 isbn = {3-9810801-0-6},
 location = {Munich, Germany},
 pages = {931--936},
 numpages = {6},
 url = {http://dl.acm.org/citation.cfm?id=1131481.1131741}
} 

@article{Dominguez:2005,
 author = {Dominguez, Angel and Udayakumaran, Sumesh and Barua, Rajeev},
 title = {Heap Data Allocation to Scratch-pad Memory in Embedded Systems},
 journal = {J. Embedded Comput.},
 issue_date = {December 2005},
 volume = {1},
 number = {4},
 month = dec,
 year = {2005},
 issn = {1740-4460},
 pages = {521--540},
 url = {http://dl.acm.org/citation.cfm?id=1233791.1233799},
}

@ARTICLE{Shrivastava:2009,
author={Shrivastava, A and Kannan, A and Jongeun Lee},
journal={Computer-Aided Design of Integrated Circuits and Systems, IEEE Transactions on},
title={A Software-Only Solution to Use Scratch Pads for Stack Data},
year={2009},
month={Nov},
volume={28},
number={11},
pages={1719-1727},
doi={10.1109/TCAD.2009.2030592},
ISSN={0278-0070},
}

@article{dinero,
author={J. Edler and M. D. Hill},
title={Dinero IV Trace-Driven Uniprocessor Cache},
booktitle={http://pages.cs.wisc.edu/ markhill/DineroIV/},
year={1998},
}


@article{NVIDIA:2007,
 author = {P.N. Glaskwsky},
 title = {NVIDA's Fermi: The First Complete GPU Computing Architecture},
 journal = {White Paper},
 year = {2009}
} 




@INPROCEEDINGS{Dan:2010,
author={Dan Tang and Yungang Bao and Weiwu Hu and Mingyu Chen},
booktitle={High Performance Computer Architecture (HPCA), 2010 IEEE 16th International Symposium on},
title={DMA cache: Using on-chip storage to architecturally separate I/O data from CPU data for improving I/O performance},
year={2010},
month={Jan},
pages={1-12},
keywords={cache storage;field programmable gate arrays;system buses;system-on-chip;CPU data;CPU memory reference behavior;DMA cache designs;DMA cache technique;FPGA-based emulation platform;I/O buses;I/O data;I/O performance;PBDC;decoupled DMA cache;last level cache;memory access latency;on-chip storage;partition-based DMA cache;snooping-cache scheme;Bandwidth;Buffer storage;Cache storage;Computer architecture;Delay;Emulation;Hard disks;Laboratories;System-on-a-chip;Throughput},
doi={10.1109/HPCA.2010.5416638},
ISSN={1530-0897},}

@INPROCEEDINGS{Beyls:2001,
    author = {Kristof Beyls and Erik H. Hollander},
    title = {Reuse distance as a metric for cache behavior},
    booktitle = {In processings of the IASTED conference on parallel and distributed computing and systems},
    year = {2001},
    pages = {617--662},
    publisher = {}
}


@INPROCEEDINGS{Khan:2014,
    author = {Khan Samira and Alamedeen Alaa and Wilkerson Chris},
    title = {Improving Cache Performance by Exploiting Read-Write Disparity},
    booktitle = {In processings on High Performance Computer Architecture (HPCA)},
    year = {2014}
}

@INPROCEEDINGS{Zhang:2003,
author={Chuanjun Zhang and Vahid, F. and Najjar, W.},
booktitle={Computer Architecture, 2003. Proceedings. 30th Annual International Symposium on},
title={A highly configurable cache architecture for embedded systems},
year={2003},
pages={136-146},
keywords={CMOS memory circuits;cache storage;embedded systems;memory architecture;microcomputers;microprocessor chips;power consumption;CMOS technology;MediaBench;Powerstone;Spec2000;configurable cache architecture;desktop systems;direct-mapped cache;embedded microprocessor platform;embedded systems;four-way set associative cache;low energy consumption;way concatenation technique;way shutdown method;Application software;CMOS technology;Cache memory;Computer architecture;Costs;Embedded computing;Embedded system;Energy consumption;Manufacturing;Microprocessors},
doi={10.1109/ISCA.2003.1206995},
ISSN={1063-6897},
month={June}
}


@article{Binkert:2011,
 author = {Binkert, Nathan and Beckmann, Bradford and Black, Gabriel and Reinhardt, Steven K. and Saidi, Ali and Basu, Arkaprava and Hestness, Joel and Hower, Derek R. and Krishna, Tushar and Sardashti, Somayeh and Sen, Rathijit},
 title = {The Gem5 Simulator},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {May 2011},
 year = {2011},
 issn = {0163-5964},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/2024716.2024718},
 doi = {10.1145/2024716.2024718},
 acmid = {2024718}
} 

@INPROCEEDINGS{Wang:2014,
author={J. Wang and Y. Tim and W. F. Wong and Z. L. Ong and Z. Sun and H. H. Li},
booktitle={2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC)},
title={A coherent hybrid SRAM and STT-RAM L1 cache architecture for shared memory multicores},
year={2014},
pages={610-615},
keywords={SRAM chips;shared memory systems;MESI cache coherence protocol;NVRAM technology;SRAM;STT-RAM L1 cache architecture;STT-RAM partition;cache partitions;dynamic block reallocation;shared memory multicores;Computer architecture;Degradation;Educational institutions;Energy consumption;Magnetic tunneling;Microprocessors;Random access memory},
doi={10.1109/ASPDAC.2014.6742958},
ISSN={2153-6961},
month={Jan},}


@inproceedings{Wu:2009,
 author = {Wu, Xiaoxia and Li, Jian and Zhang, Lixin and Speight, Evan and Rajamony, Ram},
 title = {Hybrid Cache Architecture with Disparate Memory Technologies},
 booktitle = {Proceedings of the 36th Annual International Symposium on Computer Architecture},
 year = {2009},
 isbn = {978-1-60558-526-0},
 location = {Austin, TX, USA},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1555754.1555761},
 doi = {10.1145/1555754.1555761},
 acmid = {1555761},
 keywords = {hybrid cache architecture, three-dimensional ic}
} 


@INPROCEEDINGS{Qureshi:2006,
author={Qureshi, M.K. and Patt, Y.N.},
booktitle={Microarchitecture, 2006. MICRO-39. 39th Annual IEEE/ACM International Symposium on},
title={Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches},
year={2006},
pages={423-432},
keywords={cache storage;logic partitioning;microprocessor chips;multiprogramming;resource allocation;LRU policy;LRU-based cache partitioning;multiprogrammed workloads;on-chip cache resource;runtime mechanism;utility-based cache partitioning;Application software;Circuits;Hardware;Monitoring;Multicore processing;Partitioning algorithms;Resource management;Runtime;Yarn},
doi={10.1109/MICRO.2006.49},
ISSN={1072-4451},
month={Dec},}


@INPROCEEDINGS{Jadidi:2011,
author={Jadidi, A. and Arjomand, M. and Sarbazi-Azad, H.},
booktitle={Low Power Electronics and Design (ISLPED) 2011 International Symposium on},
title={High-endurance and performance-efficient design of hybrid cache architectures through adaptive line replacement},
year={2011},
pages={79-84},
doi={10.1109/ISLPED.2011.5993611},
ISSN={Pending},
month={Aug}
}

@article{Gu:2011,
 author = {Gu, Xiaoming and Ding, Chen},
 title = {On the Theory and Potential of LRU-MRU Collaborative Cache Management},
 journal = {SIGPLAN Not.},
 issue_date = {November 2011},
 volume = {46},
 number = {11},
 month = jun,
 year = {2011},
 issn = {0362-1340},
 pages = {43--54},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2076022.1993485},
 doi = {10.1145/2076022.1993485},
 acmid = {1993485},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {bipartite cache, cache replacement algorithm, collaborative caching, lru, mru, opt}
} 



@INPROCEEDINGS{Segars:2001,
author={Segars S.},
booktitle={International Solid State Circuit Conference},
title={Low power design techniques for microprocessors},
year={2001},
month={February}
}

@inproceedings{Alvarez:2015,
 author = {Alvarez, Lluc and Vilanova, Llu\'{\i}s and Moreto, Miquel and Casas, Marc and Gonz\`{a}lez, Marc and Martorell, Xavier and Navarro, Nacho and Ayguad{\'e}, Eduard and Valero, Mateo},
 title = {Coherence Protocol for Transparent Management of Scratchpad Memories in Shared Memory Manycore Architectures},
 booktitle = {Proceedings of the 42Nd Annual International Symposium on Computer Architecture},
 series = {ISCA '15},
 year = {2015},
 isbn = {978-1-4503-3402-0},
 location = {Portland, Oregon},
 pages = {720--732},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/2749469.2750411},
 doi = {10.1145/2749469.2750411},
 acmid = {2750411},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

 
 @book{Sorin:2011,
 author = {Sorin, Daniel J. and Hill, Mark D. and Wood, David A.},
 title = {A Primer on Memory Consistency and Cache Coherence},
 year = {2011},
 isbn = {1608455645, 9781608455645},
 edition = {1st},
 publisher = {Morgan \& Claypool Publishers},
} 


@article{Kaxiras:2010,
 author = {Kaxiras, Stefanos and Keramidas, Georgios},
 title = {SARC Coherence: Scaling Directory Cache Coherence in Performance and Power},
 journal = {IEEE Micro},
 issue_date = {September 2010},
 volume = {30},
 number = {5},
 month = sep,
 year = {2010},
 issn = {0272-1732},
 pages = {54--65},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/MM.2010.82},
 doi = {10.1109/MM.2010.82},
 acmid = {1916495},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
 keywords = {SARC architecture, chip multiprocessors, chip multiprocessors, directory cache coherence, power and performance scalability, SARC architecture, directory cache coherence, power and performance scalability},
} 

@inproceedings{Ros:2012,
 author = {Ros, Alberto and Kaxiras, Stefanos},
 title = {Complexity-effective Multicore Coherence},
 booktitle = {Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '12},
 year = {2012},
 isbn = {978-1-4503-1182-3},
 location = {Minneapolis, Minnesota, USA},
 pages = {241--252},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2370816.2370853},
 doi = {10.1145/2370816.2370853},
 acmid = {2370853},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {directory-less protocol, dynamic write policy, multicore, multiple writers, self-invalidation, simple cache coherence},
} 


@article{Martin:2012,
 author = {Martin, Milo M. K. and Hill, Mark D. and Sorin, Daniel J.},
 title = {Why On-chip Cache Coherence is Here to Stay},
 journal = {Commun. ACM},
 issue_date = {July 2012},
 volume = {55},
 number = {7},
 month = jul,
 year = {2012},
 issn = {0001-0782},
 pages = {78--89},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2209249.2209269},
 doi = {10.1145/2209249.2209269},
 acmid = {2209269},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Sweazey:1986,
 author = {Sweazey, P. and Smith, A. J.},
 title = {A Class of Compatible Cache Consistency Protocols and Their Support by the IEEE Futurebus},
 booktitle = {Proceedings of the 13th Annual International Symposium on Computer Architecture},
 series = {ISCA '86},
 year = {1986},
 isbn = {0-8186-0719-X},
 location = {Tokyo, Japan},
 pages = {414--423},
 numpages = {10},
 url = {http://dl.acm.org/citation.cfm?id=17407.17404},
 acmid = {17404},
 publisher = {IEEE Computer Society Press},
 address = {Los Alamitos, CA, USA},
} 


@inproceedings{Kelm:2010,
 author = {Kelm, John H. and Johnson, Matthew R. and Lumettta, Steven S. and Patel, Sanjay J.},
 title = {WAYPOINT: Scaling Coherence to Thousand-core Architectures},
 booktitle = {Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 location = {Vienna, Austria},
 pages = {99--110},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1854273.1854291},
 doi = {10.1145/1854273.1854291},
 acmid = {1854291},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {accelerator architecture, cache coherence, probe filtering},
} 

@inproceedings{Li:2010,
 author = {Li, Yong and Abousamra, Ahmed and Melhem, Rami and Jones, Alex K.},
 title = {Compiler-assisted Data Distribution for Chip Multiprocessors},
 booktitle = {Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 location = {Vienna, Austria},
 pages = {501--512},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1854273.1854335},
 doi = {10.1145/1854273.1854335},
 acmid = {1854335},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {compiler-assisted caching, data distribution, partitioning},
}


@inproceedings{Cuesta:2011,
 author = {Cuesta, Blas A. and Ros, Alberto and G\'{o}mez, Mar\'{\i}a E. and Robles, Antonio and Duato, Jos{\'e} F.},
 title = {Increasing the Effectiveness of Directory Caches by Deactivating Coherence for Private Memory Blocks},
 booktitle = {Proceedings of the 38th Annual International Symposium on Computer Architecture},
 series = {ISCA '11},
 year = {2011},
 isbn = {978-1-4503-0472-6},
 location = {San Jose, California, USA},
 pages = {93--104},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/2000064.2000076},
 doi = {10.1145/2000064.2000076},
 acmid = {2000076},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache coherence, coherence deactivation, directory cache, efficiency, multiprocessor, operating system, private block}
} 

@article{Cuesta:2013,
 author = {Cuesta, Blas and Ros, Alberto and Gomez, Maria E. and Robles, Antonio},
 title = {Increasing the Effectiveness of Directory Caches by Avoiding the Tracking of Noncoherent Memory Blocks},
 journal = {IEEE Trans. Comput.},
 issue_date = {March 2013},
 number = {3},
 month = mar,
 year = {2013},
 issn = {0018-9340},
 numpages = {14},
 url = {http://dx.doi.org/10.1109/TC.2011.241},
 doi = {10.1109/TC.2011.241},
 acmid = {2478657},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Coherence,Proposals,Protocols,Memory management,Strontium,Hardware,Maintenance engineering,noncoherent blocks,Multiprocessor,cache coherence,directory cache,operating system,coherence deactivation},
} 


@ARTICLE{Conway:2010,
author={P. Conway and N. Kalyanasundharam and G. Donley and K. Lepak and B. Hughes},
journal={IEEE Micro},
title={Cache Hierarchy and Memory Subsystem of the AMD Opteron Processor},
year={2010},
volume={30},
number={2},
pages={16-29},
keywords={cache storage;memory architecture;microprocessor chips;12-core AMD Opteron processor;Magny Cours;blade servers;broadcast-based coherence;cache coherence protocol;cache hierarchy;memory latency;memory subsystem;server architecture;Bandwidth;Blades;Broadcasting;Computer architecture;Delay;Filters;Packaging;Probes;Protocols;Silicon;HyperTransport3 technology;blade server;cache;cache directory;memory hierarchy;multiprocessor;power envelopes;probe filter;processor;system interconnect;x86-64},
doi={10.1109/MM.2010.31},
ISSN={0272-1732},
month={March},
}


@article{Hardavellas:2009,
 author = {Hardavellas, Nikos and Ferdman, Michael and Falsafi, Babak and Ailamaki, Anastasia},
 title = {Reactive NUCA: Near-optimal Block Placement and Replication in Distributed Caches},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2009},
 volume = {37},
 number = {3},
 month = jun,
 year = {2009},
 issn = {0163-5964},
 pages = {184--195},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1555815.1555779},
 doi = {10.1145/1555815.1555779},
 acmid = {1555779},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {block migration, block placement, block replication, cache, cache coherence, cache indexing, cache lookup, cache management, chip multiprocessor, cmp, coherence, data migration, data placement, data replication, interleaving, last-level cache, lookup, migration, multi-core, multicore, non-uniform cache access, nuca, placement, private cache, r-nuca, reactive nuca, replication, rotational interleaving, shared cache},
} 


@inproceedings{Kim:2010,
 author = {Kim, Daehoon and Ahn, Jeongseob and Kim, Jaehong and Huh, Jaehyuk},
 title = {Subspace Snooping: Filtering Snoops with Operating System Support},
 booktitle = {Proceedings of the 19th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '10},
 year = {2010},
 isbn = {978-1-4503-0178-7},
 location = {Vienna, Austria},
 pages = {111--122},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1854273.1854292},
 doi = {10.1145/1854273.1854292},
 acmid = {1854292},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache coherence, snoop filtering, subspace snooping},
} 


@article{Davari:2015,
 author = {Davari, Mahdad and Ros, Alberto and Hagersten, Erik and Kaxiras, Stefanos},
 title = {The Effects of Granularity and Adaptivity on Private/Shared Classification for Coherence},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {October 2015},
 volume = {12},
 number = {3},
 month = aug,
 year = {2015},
 issn = {1544-3566},
 pages = {26:1--26:21},
 articleno = {26},
 numpages = {21},
 url = {http://doi.acm.org/10.1145/2790301},
 doi = {10.1145/2790301},
 acmid = {2790301},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Multicore, cache coherence, memory hierarchy},
} 

@inproceedings{Kaxiras:2012,
  title={Efficient, snoopless, System-on-Chip coherence},
  author={Stefanos Kaxiras and Alberto Ros},
  booktitle={SOCC},
  year={2012}
}


@inproceedings{parsec,
 author = {Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
 title = {The PARSEC Benchmark Suite: Characterization and Architectural Implications},
 booktitle = {Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '08},
 year = {2008},
 isbn = {978-1-60558-282-5},
 location = {Toronto, Ontario, Canada},
 pages = {72--81},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1454115.1454128},
 doi = {10.1145/1454115.1454128},
 acmid = {1454128},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {benchmark suite, multithreading, performance measurement, shared-memory computers},
} 

@INPROCEEDINGS{splash2,
author={S. C. Woo and M. Ohara and E. Torrie and J. P. Singh and A. Gupta},
booktitle={Computer Architecture, 1995. Proceedings., 22nd Annual International Symposium on},
title={The SPLASH-2 programs: characterization and methodological considerations},
year={1995},
pages={24-36},
keywords={cache storage;parallel architectures;parallel programming;resource allocation;shared memory systems;SPLASH-2 parallel application suite;SPLASH-2 programs;application parameters;architectural interactions;cache size;centralized shared-address-space multiprocessors;characterization;communication to computation ratio;computational load balance;distributed shared-address-space multiprocessors;machine parameters;methodological considerations;operating points;problem size;processors;spatial locality;traffic needs;working set sizes;Application software;Computer science;Context;Delay;Distributed computing;Graphics;Laboratories;Permission;Sensitivity analysis},
doi={10.1109/ISCA.1995.524546},
ISSN={1063-6897},
month={June},}


@INPROCEEDINGS{Hossain:2011,
author={H. Hossain and S. Dwarkadas and M. C. Huang},
booktitle={Parallel Architectures and Compilation Techniques (PACT), 2011 International Conference on},
title={POPS: Coherence Protocol Optimization for Both Private and Shared Data},
year={2011},
pages={45-55},
keywords={cache storage;microprocessor chips;multi-threading;multiprocessing systems;multiprogramming;CMP cache design;POPS design;cache coherence design;chip multiprocessor;coherence protocol optimization;energy consumption;execution-driven full system simulator;last level cache;meta data;multiprogramming;multithreading;on-chip cache;private data;shared data;single-threaded application;Coherence;Hardware;Optimization;Program processors;Protocols;System-on-a-chip;Tiles;Bloom-Filter;Cache Coherence;Chip Multiprocessors;Decoupled Cache;Delegable Cache;Localized Access;POPS},
doi={10.1109/PACT.2011.11},
ISSN={1089-795X},
month={Oct},}


@inproceedings{Pugsley:2010,
  title={SWEL: Hardware cache coherence protocols to map shared data onto shared caches},
  author={Pugsley, Seth H and Spjut, Josef B and Nellans, David W and Balasubramonian, Rajeev},
  booktitle={Proceedings of the 19th international conference on Parallel architectures and compilation techniques},
  year={2010},
}


@ARTICLE{xbox360,
author={J. Andrews and N. Baker},
journal={IEEE Micro},
title={Xbox 360 System Architecture},
year={2006},
volume={26},
number={2},
pages={25-37},
keywords={computer architecture;computer games;microprocessor chips;software engineering;CPU cached data-streaming feature;GPU;Microsoft Xbox 360 game console;Xbox 360 development environment;Xbox 360 system architecture;graphics processing unit;hardware architecture;multiprocessing chip;software programming support;Bandwidth;Computer architecture;Decoding;Design optimization;Hardware;Pipelines;Scalability;Silicon;Software tools;Streaming media;Microsoft;Xbox 360;game console systems},
doi={10.1109/MM.2006.45},
ISSN={0272-1732},
month={March},
}


@INPROCEEDINGS{Steinke:2005,
author={S. Steinke and N. Grunwald and L. Wehmeyer and R. Banakar and M. Balakrishnan and P. Marwedel},
booktitle={System Synthesis, 2002. 15th International Symposium on},
title={Reducing energy consumption by dynamic copying of instructions onto on-chip memory},
year={2002},
pages={213-218},
keywords={embedded systems;integer programming;linear programming;memory architecture;battery capacity;common cache system;dynamic copying;energy consumption;energy reductions;integer linear programming;memory hierarchy;mobile embedded systems;onchip memory;onchip scratchpad memory;software optimizations;static approach;Batteries;Computer science;Embedded system;Energy consumption;Hardware;Mobile computing;Permission;Power supplies;Random access memory;Read-write memory},
month={Oct},
}

@INPROCEEDINGS{Li:2005,
author={Lian Li and Lin Gao and Jingling Xue},
booktitle={Parallel Architectures and Compilation Techniques, 2005. PACT 2005. 14th International Conference on},
title={Memory coloring: a compiler approach for scratchpad memory management},
year={2005},
pages={329-338},
keywords={SRAM chips;cache storage;graph colouring;program compilers;storage management chips;embedded processors;general-purpose compiler;graph colouring;memory coloring;off-chip memory;register allocation;register file;scratchpad memory management;software-managed on-chip SRAM;Adaptive arrays;Application software;Australia;Costs;Memory management;Partitioning algorithms;Program processors;Random access memory;Registers;Scanning probe microscopy},
doi={10.1109/PACT.2005.27},
ISSN={1089-795X},
month={Sept},
}


@article{Chen:2010,
 author = {Chen, Zhong-Ho and Su, Alvin W. Y.},
 title = {A Hardware/Software Framework for Instruction and Data Scratchpad Memory Allocation},
 journal = {ACM Trans. Archit. Code Optim.},
 issue_date = {April 2010},
 volume = {7},
 number = {1},
 month = may,
 year = {2010},
 issn = {1544-3566},
 pages = {2:1--2:27},
 articleno = {2},
 numpages = {27},
 url = {http://doi.acm.org/10.1145/1736065.1736067},
 doi = {10.1145/1736065.1736067},
 acmid = {1736067},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Memory allocation, allocation algorithm, scratchpad memory},
} 


@article{Panda:2000,
 author = {Panda, Preeti Ranjan and Dutt, Nikil D. and Nicolau, Alexandru},
 title = {On-chip vs. Off-chip Memory: The Data Partitioning Problem in Embedded Processor-based Systems},
 journal = {ACM Trans. Des. Autom. Electron. Syst.},
 issue_date = {July 2000},
 volume = {5},
 number = {3},
 month = jul,
 year = {2000},
 issn = {1084-4309},
 pages = {682--704},
 numpages = {23},
 url = {http://doi.acm.org/10.1145/348019.348570},
 doi = {10.1145/348019.348570},
 acmid = {348570},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {data  cache, data partitioning, memory synthesis, on-chip memory, scratch-pad memory, system design, system synthesis},
} 


@inproceedings{Kandemir:2001,
 author = {Kandemir, M. and Ramanujam, J. and Irwin, J. and Vijaykrishnan, N. and Kadayif, I. and Parikh, A.},
 title = {Dynamic Management of Scratch-pad Memory Space},
 booktitle = {Proceedings of the 38th Annual Design Automation Conference},
 series = {DAC '01},
 year = {2001},
 isbn = {1-58113-297-2},
 location = {Las Vegas, Nevada, USA},
 pages = {690--695},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/378239.379049},
 doi = {10.1145/378239.379049},
 acmid = {379049},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Qureshi:2007,
 author = {Qureshi, Moinuddin K. and Jaleel, Aamer and Patt, Yale N. and Steely, Simon C. and Emer, Joel},
 title = {Adaptive Insertion Policies for High Performance Caching},
 booktitle = {Proceedings of the 34th Annual International Symposium on Computer Architecture},
 series = {ISCA '07},
 year = {2007},
 isbn = {978-1-59593-706-3},
 location = {San Diego, California, USA},
 pages = {381--391},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1250662.1250709},
 doi = {10.1145/1250662.1250709},
 acmid = {1250709},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {replacement, set dueling, set sampling, thrashing},
} 


@article{Denning:1968,
 author = {Denning, Peter J.},
 title = {The Working Set Model for Program Behavior},
 journal = {Commun. ACM},
 issue_date = {May 1968},
 volume = {11},
 number = {5},
 month = may,
 year = {1968},
 issn = {0001-0782},
 pages = {323--333},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/363095.363141},
 doi = {10.1145/363095.363141},
 acmid = {363141},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {general operating system concepts, multiprocessing, multiprogramming, operating systems, program behavior, program models, resource allocation, scheduling, storage allocation},
} 


@article{Mattson:1970,
 author = {Mattson, R. L. and Gecsei, J. and Slutz, D. R. and Traiger, I. L.},
 title = {Evaluation Techniques for Storage Hierarchies},
 journal = {IBM Syst. J.},
 issue_date = {June 1970},
 volume = {9},
 number = {2},
 month = jun,
 year = {1970},
 issn = {0018-8670},
 pages = {78--117},
 numpages = {40},
 url = {http://dx.doi.org/10.1147/sj.92.0078},
 doi = {10.1147/sj.92.0078},
 acmid = {1663471},
 publisher = {IBM Corp.},
 address = {Riverton, NJ, USA},
} 


@inproceedings{Zhang:2011,
 author = {Zhang, Yuanrui and Kandemir, Mahmut and Yemliha, Taylan},
 title = {Studying Inter-core Data Reuse in Multicores},
 booktitle = {Proceedings of the ACM SIGMETRICS Joint International Conference on Measurement and Modeling of Computer Systems},
 series = {SIGMETRICS '11},
 year = {2011},
 isbn = {978-1-4503-0814-4},
 location = {San Jose, California, USA},
 pages = {25--36},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1993744.1993748},
 doi = {10.1145/1993744.1993748},
 acmid = {1993748},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache hierarchy-aware, computation mapping and scheduling, data reuse, multicores, shared cache},
} 


@inproceedings{Wolf:1991,
 author = {Wolf, Michael E. and Lam, Monica S.},
 title = {A Data Locality Optimizing Algorithm},
 booktitle = {Proceedings of the ACM SIGPLAN 1991 Conference on Programming Language Design and Implementation},
 series = {PLDI '91},
 year = {1991},
 isbn = {0-89791-428-7},
 location = {Toronto, Ontario, Canada},
 pages = {30--44},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/113445.113449},
 doi = {10.1145/113445.113449},
 acmid = {113449},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{Keramidas:2007,
author={G. Keramidas and P. Petoumenos and S. Kaxiras},
booktitle={Computer Design, 2007. ICCD 2007. 25th International Conference on},
title={Cache replacement based on reuse-distance prediction},
year={2007},
pages={245-250},
keywords={cache storage;storage management;LRU;SPEC2000;cache decay;cache level optimizations;cache management techniques;cache replacement;instruction-based prediction;replacement policy;reuse-distance prediction;Bandwidth;Clocks;Delay;Filtering;Hardware;Interference;Performance loss;Prefetching;Runtime;Space exploration},
doi={10.1109/ICCD.2007.4601909},
ISSN={1063-6404},
month={Oct},
}

@inproceedings{Kennedy:1993,
 author = {Kennedy, Ken and McKinley, Kathryn S.},
 title = {Maximizing Loop Parallelism and Improving Data Locality via Loop Fusion and Distribution},
 booktitle = {Proceedings of the 6th International Workshop on Languages and Compilers for Parallel Computing},
 year = {1994},
 isbn = {3-540-57659-2},
 pages = {301--320},
 numpages = {20},
 url = {http://dl.acm.org/citation.cfm?id=645671.665526},
 acmid = {665526},
 publisher = {Springer-Verlag},
 address = {London, UK, UK},
} 


@inproceedings{Cierniak:19957,
 author = {Cierniak, Micha\l and Li, Wei},
 title = {Unifying Data and Control Transformations for Distributed Shared-memory Machines},
 booktitle = {Proceedings of the ACM SIGPLAN 1995 Conference on Programming Language Design and Implementation},
 series = {PLDI '95},
 year = {1995},
 isbn = {0-89791-697-2},
 location = {La Jolla, California, USA},
 pages = {205--217},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/207110.207145},
 doi = {10.1145/207110.207145},
 acmid = {207145},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Li:2012,
 author = {Li, Yong and Melhem, Rami and Jones, Alex K.},
 title = {Practically Private: Enabling High Performance CMPs Through Compiler-assisted Data Classification},
 booktitle = {Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '12},
 year = {2012},
 isbn = {978-1-4503-1182-3},
 location = {Minneapolis, Minnesota, USA},
 pages = {231--240},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/2370816.2370852},
 doi = {10.1145/2370816.2370852},
 acmid = {2370852},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache coherence, compilers, data parallel, multi-threaded applications},
} 

@article{Lam:1991,
 author = {Lam, Monica D. and Rothberg, Edward E. and Wolf, Michael E.},
 title = {The Cache Performance and Optimizations of Blocked Algorithms},
 journal = {SIGPLAN Not.},
 issue_date = {Apr. 1991},
 volume = {26},
 number = {4},
 month = apr,
 year = {1991},
 issn = {0362-1340},
 pages = {63--74},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/106973.106981},
 doi = {10.1145/106973.106981},
 acmid = {106981},
 publisher = {ACM},
 address = {New York, NY, USA},
} 



@inproceedings{Rivera:1999,
 author = {Rivera, Gabriel and Tseng, Chau-Wen},
 title = {Locality Optimizations for Multi-level Caches},
 booktitle = {Proceedings of the 1999 ACM/IEEE Conference on Supercomputing},
 series = {SC '99},
 year = {1999},
 isbn = {1-58113-091-0},
 location = {Portland, Oregon, USA},
 articleno = {2},
 url = {http://doi.acm.org/10.1145/331532.331534},
 doi = {10.1145/331532.331534},
 acmid = {331534},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@inproceedings{Bao:2013,
 author = {Bao, Bin and Ding, Chen},
 title = {Defensive Loop Tiling for Shared Cache},
 booktitle = {Proceedings of the 2013 IEEE/ACM International Symposium on Code Generation and Optimization (CGO)},
 series = {CGO '13},
 year = {2013},
 isbn = {978-1-4673-5524-7},
 pages = {1--11},
 numpages = {11},
 url = {http://dx.doi.org/10.1109/CGO.2013.6495008},
 doi = {10.1109/CGO.2013.6495008},
 acmid = {2495934},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
 keywords = {Cache sharing,Loop tiling,Multicore},
} 


@article{Cierniak:1995,
 author = {Cierniak, Micha\l and Li, Wei},
 title = {Unifying Data and Control Transformations for Distributed Shared-memory Machines},
 journal = {SIGPLAN Not.},
 issue_date = {June 1995},
 volume = {30},
 number = {6},
 month = jun,
 year = {1995},
 issn = {0362-1340},
 pages = {205--217},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/223428.207145},
 doi = {10.1145/223428.207145},
 acmid = {207145},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{Lefebvre:1998,
 author = {Lefebvre, Vincent and Feautrier, Paul},
 title = {Automatic Storage Management for Parallel Programs},
 journal = {Parallel Comput.},
 issue_date = {May, 1998},
 volume = {24},
 number = {3-4},
 month = may,
 year = {1998},
 issn = {0167-8191},
 pages = {649--671},
 numpages = {23},
 url = {http://dx.doi.org/10.1016/S0167-8191(98)00029-5},
 doi = {10.1016/S0167-8191(98)00029-5},
 acmid = {287953},
 publisher = {Elsevier Science Publishers B. V.},
 address = {Amsterdam, The Netherlands, The Netherlands},
 keywords = {array dataflow analysis, automatic parallelization, memory management, scheduling},
} 

@article{Griebl:2000,
 author = {Griebl, Martin and Feautrier, Paul and Lengauer, Christian},
 title = {Index Set Splitting},
 journal = {Int. J. Parallel Program.},
 issue_date = {December 2000},
 volume = {28},
 number = {6},
 month = dec,
 year = {2000},
 issn = {0885-7458},
 pages = {607--631},
 numpages = {25},
 url = {http://dx.doi.org/10.1023/A:1007516818651},
 doi = {10.1023/A:1007516818651},
 acmid = {608749},
 publisher = {Kluwer Academic Publishers},
 address = {Norwell, MA, USA},
 keywords = {automatic loop parallelization, polytope model, scheduling},
} 

@article{Song:1999,
 author = {Song, Yonghong and Li, Zhiyuan},
 title = {New Tiling Techniques to Improve Cache Temporal Locality},
 journal = {SIGPLAN Not.},
 issue_date = {May 1999},
 volume = {34},
 number = {5},
 month = may,
 year = {1999},
 issn = {0362-1340},
 pages = {215--228},
 numpages = {14},
 url = {http://doi.acm.org/10.1145/301631.301668},
 doi = {10.1145/301631.301668},
 acmid = {301668},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {caches, loop transformations, optimizing compilers},
} 

@article{Rivera:1998,
 author = {Rivera, Gabriel and Tseng, Chau-Wen},
 title = {Data Transformations for Eliminating Conflict Misses},
 journal = {SIGPLAN Not.},
 issue_date = {May 1998},
 volume = {33},
 number = {5},
 month = may,
 year = {1998},
 issn = {0362-1340},
 pages = {38--49},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/277652.277661},
 doi = {10.1145/277652.277661},
 acmid = {277661},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@article{Bailey:1995,
 author = {Bailey, David H.},
 title = {Unfavorable Strides in Cache Memory Systems (RNR Technical Report RNR-92-015)},
 journal = {Sci. Program.},
 issue_date = {April 1995},
 volume = {4},
 number = {2},
 month = apr,
 year = {1995},
 issn = {1058-9244},
 pages = {53--58},
 numpages = {6},
 url = {http://dx.doi.org/10.1155/1995/937016},
 doi = {10.1155/1995/937016},
 acmid = {1402492},
 publisher = {IOS Press},
 address = {Amsterdam, The Netherlands, The Netherlands},
} 

@INPROCEEDINGS{Bodin:1992,
    author = {François Bodin and William Jalby and Daniel Windheiser and Christine Eisenbeis},
    title = {A Quantitative Algorithm for Data Locality Optimization},
    booktitle = {In Code Generation-Concepts, Tools, Techniques},
    year = {1992},
    pages = {119--145},
    publisher = {Springer Verlag}
}

@INPROCEEDINGS{Renganarayana:2004,
author={L. Renganarayana and S. Rajopadhye},
booktitle={Supercomputing, 2004. Proceedings of the ACM/IEEE SC2004 Conference},
title={A Geometric Programming Framework for Optimal Multi-Level Tiling},
year={2004},
pages={18-18},
keywords={Bandwidth;Computer science;Constraint optimization;Cost function;Kernel;Law;Legal factors;Shape;Solid modeling;Tiles},
doi={10.1109/SC.2004.3},
month={Nov},
}


@inproceedings{Jiang:2012,
 author = {Jiang, Lei and Zhao, Bo and Zhang, Youtao and Yang, Jun},
 title = {Constructing Large and Fast Multi-level Cell STT-MRAM Based Cache for Embedded Processors},
 booktitle = {Proceedings of the 49th Annual Design Automation Conference},
 series = {DAC '12},
 year = {2012},
 isbn = {978-1-4503-1199-1},
 location = {San Francisco, California},
 pages = {907--912},
 numpages = {6},
 url = {http://doi.acm.org/10.1145/2228360.2228521},
 doi = {10.1145/2228360.2228521},
 acmid = {2228521},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {LLC, MLC, STT-MRAM},
} 

@ARTICLE{Dennard:1974,
    author = {Robert H. Dennard and Fritz H. Gaensslen and Hwa-nien Yu and V. Leo Rideout and Ernest Bassous and Andre and R. Leblanc},
    title = {Design of ion-implanted MOSFETs with very small physical dimensions},
    journal = {IEEE J. Solid-State Circuits},
    year = {1974},
    pages = {256}
}

@inproceedings{Seiler:2008,
 author = {Seiler, Larry and Carmean, Doug and Sprangle, Eric and Forsyth, Tom and Abrash, Michael and Dubey, Pradeep and Junkins, Stephen and Lake, Adam and Sugerman, Jeremy and Cavin, Robert and Espasa, Roger and Grochowski, Ed and Juan, Toni and Hanrahan, Pat},
 title = {Larrabee: A Many-core x86 Architecture for Visual Computing},
 booktitle = {ACM SIGGRAPH 2008 Papers},
 series = {SIGGRAPH '08},
 year = {2008},
 isbn = {978-1-4503-0112-1},
 location = {Los Angeles, California},
 pages = {18:1--18:15},
 articleno = {18},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/1399504.1360617},
 doi = {10.1145/1399504.1360617},
 acmid = {1360617},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {GPGPU, SIMD, graphics architecture, many-core computing, parallel processing, realtime graphics, software rendering, throughput computing, visual computing},
} 

@ARTICLE{Moore:1965,
author={G. E. Moore},
journal={IEEE Solid-State Circuits Society Newsletter},
title={Cramming more components onto integrated circuits, Reprinted from Electronics, volume 38, number 8, April 19, 1965, pp.114 ff.},
year={2006},
volume={11},
number={5},
pages={33-35},
abstract={Moore's theories about the future of transistor technology first appeared in Electronics magazine in April 1965. Termed a "law" years later by Caltech professor Carver Mead, Moore's Law went on to become a self-fulfilling prophecy.},
keywords={Computers;Data mining;Films;Heating;Integrated circuits;Microwave amplifiers;Silicon},
doi={10.1109/N-SSC.2006.4785860},
ISSN={1098-4232},
month={Sept},
}

@article{Coleman:1995,
 author = {Coleman, Stephanie and McKinley, Kathryn S.},
 title = {Tile Size Selection Using Cache Organization and Data Layout},
 journal = {SIGPLAN Not.},
 issue_date = {June 1995},
 volume = {30},
 number = {6},
 month = jun,
 year = {1995},
 issn = {0362-1340},
 pages = {279--290},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/223428.207162},
 doi = {10.1145/223428.207162},
 acmid = {207162},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@ARTICLE{Montanaro:1997,
author={J. Montanaro and R. T. Witek and K. Anne and A. J. Black and E. M. Cooper and D. W. Dobberpuhl and P. M. Donahue and J. Eno and W. Hoeppner and D. Kruckemyer and T. H. Lee and P. C. M. Lin and L. Madden and D. Murray and M. H. Pearce and S. Santhanam and K. J. Snyder and R. Stehpany and S. C. Thierauf},
journal={IEEE Journal of Solid-State Circuits},
title={A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor},
year={1996},
volume={31},
number={11},
pages={1703-1714},
keywords={CMOS digital integrated circuits;instruction sets;microprocessor chips;reduced instruction set computing;timing;0.25 micron;0.35 micron;1.5 to 2.2 V;100 to 200 MHz;16 kB;160 MHz;2.1 MIPS;3.3 V;300 to 900 mW;32 bit;500 mW;ARM V4 instruction set;CMOS RISC microprocessor;StrongARM;low-cost applications;low-power applications;onchip PLL;plastic TQFP package;thin quad flat pack;three-metal CMOS process;CMOS process;Clocks;Electronics packaging;Microprocessors;Phase locked loops;Plastic packaging;Power dissipation;Power supplies;Reduced instruction set computing;Semiconductor device measurement},
doi={10.1109/JSSC.1996.542315},
ISSN={0018-9200},
month={Nov},}

@book{hipeac,
  TITLE = {{The HiPEAC Vision}},
  AUTHOR = {Cohen, Albert and Duranton, Marc and Yehia, Sami and De Sutter, Bjorn and De Bosschere, Koen and Cohen, Albert and Falsafi, Babak and Gaydadjiev, Georgi and Katevenis, Manolis and Maebe, Jonas and Munk, Harm and Navarro, Nacho and Ramirez, Alex and Temam, Olivier and Valero, Mateo},
  URL = {https://hal.inria.fr/inria-00551078},
  EDITOR = {Marc Duranton},
  PUBLISHER = {{HiPEAC network of excellence}},
  PAGES = {60},
  YEAR = {2015},
  PDF = {https://hal.inria.fr/inria-00551078/file/hipeacvision.pdf},
  HAL_ID = {inria-00551078},
  HAL_VERSION = {v1},
}

@inproceedings{sodani:2011,
  title={Race to exascale: Opportunities and challenges},
  author={Sodani, Avinash and Processor, CAM},
  year= {2011}
}


@article{Adamo:2009,
 author = { Adamo, Oluwayomi and Naz, Affrin and Janjusic, Tommy ans Krishna, Kavi and Chung, Chung-Ping},
 title = {Smaller split L-1 data caches for multi-core processing systems },
 journal = {ISPAN, International Symposium on Pervasive Systems, Algorithms, and Networks},
 volume = {30},
 number = {6},
 month = jun,
 year = {2009},
 publisher = {IEEE},
} 

@INPROCEEDINGS{Sustran:2012,
author={Z. Sustran and S. Stojanovic and G. Rakocevic and V. M. Milutinovic and M. Valero},
booktitle={Industrial Technology (ICIT), 2012 IEEE International Conference on},
title={A survey of dual data cache systems},
year={2012},
pages={450-456},
keywords={cache storage;caching strategy;classification taxonomy;dual data cache systems;Art;Educational institutions;Hardware;History;Java;Multiplexing;Sun},
doi={10.1109/ICIT.2012.6209979},
month={March},
}

@inproceedings{Gonzalez:1995,
 author = {Gonz\'{a}lez, Antonio and Aliagas, Carlos and Valero, Mateo},
 title = {A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality},
 booktitle = {Proceedings of the 9th International Conference on Supercomputing},
 series = {ICS '95},
 year = {1995},
 isbn = {0-89791-728-6},
 location = {Barcelona, Spain},
 pages = {338--347},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/224538.224622},
 doi = {10.1145/224538.224622},
 acmid = {224622},
 publisher = {ACM},
 address = {New York, NY, USA},
} 

@INPROCEEDINGS{calmrisc,
author={Kil-Whan Lee and Jang-Soo Lee and Gi-Ho Park and Jung-Hoon Lee and Tack-Don Han and Shin-Dug Kim and Yong-Chun Kim and Seh-Woong Jung and Kwang-Yup Lee},
booktitle={ASICs, 2000. AP-ASIC 2000. Proceedings of the Second IEEE Asia Pacific Conference on},
title={The cache memory system for CalmRISC32},
year={2000},
pages={323-326},
keywords={cache storage;memory architecture;microprocessor chips;reduced instruction set computing;32 bit;CalmRISC32;cache memory system;cooperative cache;data cache;design flexibilities;dual data cache system structure;embedded processor;instruction cache;operational model;power consumption;Bandwidth;Cache memory;Computer science;Cooperative caching;Deductive databases;Embedded computing;Energy consumption;Large scale integration;Power system modeling;Spatial resolution},
doi={10.1109/APASIC.2000.896973},
month={},}


@INPROCEEDINGS{Geiger:2005,
    author = {Michael J. Geiger and Sally A. Mckee and Gary S. Tyson},
    title = {Beyond basic region caching: Specializing cache structures for high performance and energy conservation},
    booktitle = {In Proc. 1st International Conference on High Performance Embedded Architectures and Compilers},
    year = {2005},
    pages = {70--75}
}

@article{Olson:2014,
  title={Revisiting Stack Caches for Energy Efficiency},
  author={Olson, Lena E and Eckert, Yasuko and Manne, Srilatha and Hill, Mark D},
  booktitle = {Technical Report},
  year={2014}
}

@article{cebrian:2017,
  title={A dedicated private-shared cache design for scalable multiprocessors},
  author={Cebri{\'a}n, Juan M and Fern{\'a}ndez-Pascual, Ricardo and Jimborean, Alexandra and Acacio, Manuel E and Ros, Alberto},
  journal={Concurrency and Computation: Practice and Experience},
  volume={29},
  number={2},
  year={2017},
  publisher={Wiley Online Library}
}


@INPROCEEDINGS{Kang:2011,
author={S. c. Kang and C. Nicopoulos and H. Lee and J. Kim},
booktitle={High Performance Computing and Communications (HPCC), 2011 IEEE 13th International Conference on},
title={A High-Performance and Energy-Efficient Virtually Tagged Stack Cache Architecture for Multi-core Environments},
year={2011},
pages={58-67},
keywords={cache storage;energy conservation;multiprocessing systems;energy consumption;energy-efficient virtually tagged stack cache architecture;homonym/synonym issues;multicore environment;multicore processor;multithreaded application;physically indexed physically tagged caches;translation look-aside buffer;virtual address spaces;virtually tagged cache;Coherence;Context;Energy consumption;Instruction sets;Kernel;Memory management;Registers;CR3 Register Filtering;Fine-Grain Thread Parallelism;Multi-Core;Multi-Threaded;Non-Uniform Cache Access (NUCA);Stack Cache;TLB Power Consumption},
doi={10.1109/HPCC.2011.18},
month={Sept},}

@article{Kim:2002,
 author = {Kim, Changkyu and Burger, Doug and Keckler, Stephen W.},
 title = {An Adaptive, Non-uniform Cache Structure for Wire-delay Dominated On-chip Caches},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {December 2002},
 volume = {30},
 number = {5},
 month = oct,
 year = {2002},
 issn = {0163-5964},
 pages = {211--222},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/635506.605420},
 doi = {10.1145/635506.605420},
 acmid = {605420},
 publisher = {ACM},
 address = {New York, NY, USA},
} 


@inproceedings{Luk:2005,
 author = {Luk, Chi-Keung and Cohn, Robert and Muth, Robert and Patil, Harish and Klauser, Artur and Lowney, Geoff and Wallace, Steven and Reddi, Vijay Janapa and Hazelwood, Kim},
 title = {Pin: Building Customized Program Analysis Tools with Dynamic Instrumentation},
 booktitle = {Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '05},
 year = {2005},
 isbn = {1-59593-056-6},
 location = {Chicago, IL, USA},
 pages = {190--200},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/1065010.1065034},
 doi = {10.1145/1065010.1065034},
 acmid = {1065034},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {dynamic compilation, instrumentation, program analysis tools},
} 

@article{Charles:2005,
 author = {Charles, Philippe and Grothoff, Christian and Saraswat, Vijay and Donawa, Christopher and Kielstra, Allan and Ebcioglu, Kemal and von Praun, Christoph and Sarkar, Vivek},
 title = {X10: An Object-oriented Approach to Non-uniform Cluster Computing},
 journal = {SIGPLAN Not.},
 issue_date = {October 2005},
 volume = {40},
 number = {10},
 month = oct,
 year = {2005},
 issn = {0362-1340},
 pages = {519--538},
 numpages = {20},
 url = {http://doi.acm.org/10.1145/1103845.1094852},
 doi = {10.1145/1103845.1094852},
 acmid = {1094852},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Java, X10, atomic blocks, clocks, data distribution, multithreading, non-uniform cluster computing (NUCC), partitioned global address space (PGAS), places, productivity, scalability},
} 

@book{El-Ghazawi:2003,
 author = {El-Ghazawi, Tarek and Carlson, William and Sterling, Thomas and Yelick, Katherine},
 title = {UPC: Distributed Shared-Memory Programming},
 year = {2003},
 isbn = {0471220485},
 publisher = {Wiley-Interscience},
} 

@article{Kahle:2005,
 author = {Kahle, J. A. and Day, M. N. and Hofstee, H. P. and Johns, C. R. and Maeurer, T. R. and Shippy, D.},
 title = {Introduction to the Cell Multiprocessor},
 journal = {IBM J. Res. Dev.},
 issue_date = {July 2005},
 volume = {49},
 number = {4/5},
 month = jul,
 year = {2005},
 issn = {0018-8646},
 pages = {589--604},
 numpages = {16},
 url = {http://dl.acm.org/citation.cfm?id=1148882.1148891},
 acmid = {1148891},
 publisher = {IBM Corp.},
 address = {Riverton, NJ, USA},
} 

@inproceedings{Lee:2000,
 author = {Lee, Hsien-Hsin S. and Tyson, Gary S.},
 title = {Region-based Caching: An Energy-delay Efficient Memory Architecture for Embedded Processors},
 booktitle = {Proceedings of the 2000 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems},
 series = {CASES '00},
 year = {2000},
 isbn = {1-58113-338-3},
 location = {San Jose, California, USA},
 pages = {120--127},
 numpages = {8},
 url = {http://doi.acm.org/10.1145/354880.354898},
 doi = {10.1145/354880.354898},
 acmid = {354898},
 publisher = {ACM},
 address = {New York, NY, USA},
} 



@article{Pearce:2007,
 author = {Pearce, David J. and Kelly, Paul H.J. and Hankin, Chris},
 title = {Efficient Field-sensitive Pointer Analysis of C},
 journal = {ACM Trans. Program. Lang. Syst.},
 issue_date = {November 2007},
 volume = {30},
 number = {1},
 month = nov,
 year = {2007},
 issn = {0164-0925},
 articleno = {4},
 url = {http://doi.acm.org/10.1145/1290520.1290524},
 doi = {10.1145/1290520.1290524},
 acmid = {1290524},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {Set-constraints, pointer analysis},
} 

@INPROCEEDINGS{Merrill:2003,
    author = {Jason Merrill},
    title = {GENERIC and GIMPLE: A new tree representation for entire functions},
    booktitle = {in Proc. GCC Developers Summit, 2003},
    year = {2003},
    pages = {171--180}
}

@book{Kernighan:1988,
 author = {Kernighan, Brian W.},
 editor = {Ritchie, Dennis M.},
 title = {The  C Programming Language},
 year = {1988},
 isbn = {0131103709},
 edition = {2nd},
 publisher = {Prentice Hall Professional Technical Reference},
} 

@book{Stroustrup:2000,
 author = {Stroustrup, Bjarne},
 title = {The  C++ Programming Language},
 year = {2000},
 isbn = {0201700735},
 edition = {3rd},
 publisher = {Addison-Wesley Longman Publishing Co., Inc.},
 address = {Boston, MA, USA},
} 

@inproceedings{Landi:1991,
 author = {Landi, William and Ryder, Barbara G.},
 title = {Pointer-induced Aliasing: A Problem Classification},
 booktitle = {Proceedings of the 18th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages},
 series = {POPL '91},
 year = {1991},
 isbn = {0-89791-419-8},
 location = {Orlando, Florida, USA},
 pages = {93--103},
 numpages = {11},
 url = {http://doi.acm.org/10.1145/99583.99599},
 doi = {10.1145/99583.99599},
 acmid = {99599},
 publisher = {ACM},
 address = {New York, NY, USA},
} 



@TechReport{Sharangpani:1999,
  author =       "Harsh Sharangpani",
  title =        "{Intel Itanium} Processor Microarchitecture Overview",
  institution =  "instHP",
  year =         "1999",
  bibdate =      "Tue Nov 18 15:34:45 2008",
  bibsource =    "http://www.math.utah.edu/pub/tex/bib/intel-ia-64.bib",
  note =         "Presented at Microprocessor Forum, October 6--9,
                 1999.",
  acknowledgement = ack-nhfb,
  remark =       "Cited as \url{microarch_ovw.pdf}, but I cannot find it
                 on the Web.",
}

@inproceedings{Bondhugula:2008,
 author = {Bondhugula, Uday and Hartono, Albert and Ramanujam, J. and Sadayappan, P.},
 title = {A Practical Automatic Polyhedral Parallelizer and Locality Optimizer},
 booktitle = {Proceedings of the 29th ACM SIGPLAN Conference on Programming Language Design and Implementation},
 series = {PLDI '08},
 year = {2008},
 isbn = {978-1-59593-860-2},
 location = {Tucson, AZ, USA},
 pages = {101--113},
 numpages = {13},
 url = {http://doi.acm.org/10.1145/1375581.1375595},
 doi = {10.1145/1375581.1375595},
 acmid = {1375595},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {affine transformations, automatic parallelization, locality optimization, loop transformations, polyhedral model, tiling},
} 


@inproceedings{Bienia:2008,
 author = {Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
 title = {The PARSEC Benchmark Suite: Characterization and Architectural Implications},
 booktitle = {Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '08},
 year = {2008},
 isbn = {978-1-60558-282-5},
 location = {Toronto, Ontario, Canada},
 pages = {72--81},
 numpages = {10},
 url = {http://doi.acm.org/10.1145/1454115.1454128},
 doi = {10.1145/1454115.1454128},
 acmid = {1454128},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {benchmark suite, multithreading, performance measurement, shared-memory computers},
}

@inproceedings{Mendez:2010,
 author = {M{\'e}ndez-Lojo, Mario and Nguyen, Donald and Prountzos, Dimitrios and Sui, Xin and Hassaan, M. Amber and Kulkarni, Milind and Burtscher, Martin and Pingali, Keshav},
 title = {Structure-driven Optimizations for Amorphous Data-parallel Programs},
 booktitle = {Proceedings of the 15th ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming},
 series = {PPoPP '10},
 year = {2010},
 isbn = {978-1-60558-877-3},
 location = {Bangalore, India},
 pages = {3--14},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1693453.1693457},
 doi = {10.1145/1693453.1693457},
 acmid = {1693457},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {amorphous data-parallelism, cautious operator implementations, irregular programs, iteration coalescing, one-shot optimization, optimistic parallelization, synchronization overheads},
} 

@article{Beyls:2005,
 author = {Beyls, Kristof and D'Hollander, Erik H.},
 title = {Generating Cache Hints for Improved Program Efficiency},
 journal = {J. Syst. Archit.},
 issue_date = {April 2005},
 volume = {51},
 number = {4},
 month = apr,
 year = {2005},
 issn = {1383-7621},
 pages = {223--250},
 numpages = {28},
 url = {http://dx.doi.org/10.1016/j.sysarc.2004.09.004},
 doi = {10.1016/j.sysarc.2004.09.004},
 acmid = {1073761},
 publisher = {Elsevier North-Holland, Inc.},
 address = {New York, NY, USA},
 keywords = {EPIC, compiler optimization, replacement policy, reuse distance, source cache hint, target cache hint},
} 

@article{IA64,
 author = {},
 title = {IA-64 Application Developer’s Architecture Guide},
 year = {1999},
 journal = {},
}

@inproceedings{Mukkara:2016,
 author = {Mukkara, Anurag and Beckmann, Nathan and Sanchez, Daniel},
 title = {Whirlpool: Improving Dynamic Cache Management with Static Data Classification},
 booktitle = {Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems},
 series = {ASPLOS '16},
 year = {2016},
 isbn = {978-1-4503-4091-5},
 location = {Atlanta, Georgia, USA},
 pages = {113--127},
 numpages = {15},
 url = {http://doi.acm.org/10.1145/2872362.2872363},
 doi = {10.1145/2872362.2872363},
 acmid = {2872363},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {cache modeling, data movement, non-uniform cache access (NUCA), static analysis},
} 

@inproceedings{Wang:2002,
 author = {Wang, Zhenlin and McKinley, Kathryn S. and Rosenberg, Arnold L. and Weems, Charles C.},
 title = {Using the Compiler to Improve Cache Replacement Decisions},
 booktitle = {Proceedings of the 2002 International Conference on Parallel Architectures and Compilation Techniques},
 series = {PACT '02},
 year = {2002},
 isbn = {0-7695-1620-3},
 pages = {199--},
 url = {http://dl.acm.org/citation.cfm?id=645989.674328},
 acmid = {674328},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 



@inproceedings{Sartor:2005,
 author = {Sartor, Jennifer B. and Venkiteswaran, Subramaniam and McKinley, Kathryn S. and Wang, Zhenlin},
 title = {Cooperative Caching with Keep-Me and Evict-Me},
 booktitle = {Proceedings of the 9th Annual Workshop on Interaction Between Compilers and Computer Architectures},
 series = {INTERACT '05},
 year = {2005},
 isbn = {0-7695-2321-8},
 pages = {46--57},
 numpages = {12},
 url = {http://dx.doi.org/10.1109/INTERACT.2005.7},
 doi = {10.1109/INTERACT.2005.7},
 acmid = {1058916},
 publisher = {IEEE Computer Society},
 address = {Washington, DC, USA},
} 


@inproceedings{Li:2009,
 author = {Li, Sheng and Ahn, Jung Ho and Strong, Richard D. and Brockman, Jay B. and Tullsen, Dean M. and Jouppi, Norman P.},
 title = {McPAT: An Integrated Power, Area, and Timing Modeling Framework for Multicore and Manycore Architectures},
 booktitle = {Proceedings of the 42Nd Annual IEEE/ACM International Symposium on Microarchitecture},
 series = {MICRO 42},
 year = {2009},
 isbn = {978-1-60558-798-1},
 location = {New York, New York},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1669112.1669172},
 doi = {10.1145/1669112.1669172},
 acmid = {1669172},
 address = {New York, NY, USA},
} 


@article{Jaleel:2010,
 author = {Jaleel, Aamer and Theobald, Kevin B. and Steely,Jr., Simon C. and Emer, Joel},
 title = {High Performance Cache Replacement Using Re-reference Interval Prediction (RRIP)},
 journal = {SIGARCH Comput. Archit. News},
 issue_date = {June 2010},
 volume = {38},
 number = {3},
 month = jun,
 year = {2010},
 issn = {0163-5964},
 pages = {60--71},
 numpages = {12},
 url = {http://doi.acm.org/10.1145/1816038.1815971},
 doi = {10.1145/1816038.1815971},
 acmid = {1815971},
 publisher = {ACM},
 address = {New York, NY, USA},
 keywords = {replacement, scan resistance, shared cache, thrashing},
} 

