module Processor();

reg [47:0] ControlWord
wire [3:0] AA,BA,DA,status;
wire [4:0]FS
wire c0,reset,status,clk,PCSEL,EN_ALU,EN_ADDRESS_ALU,IR_EN,IR_OUT,ENADDRESS_PC,EN_PC,MW,MR,BSEL,ROM_EN,EN_B;
wire [1:0] PS;



datapath(AA,BA,DA,WR,FS,C0,reset,status,clk,R0,R1,R2,R3,R4,R5,R6,R7,R8,R9,RA,RB,RC,RD,RE,RF,K,PCSEL,PS,EN_ALU,EN_ADDRESS_ALU,IR_EN,IR_OUT,ENADDRESS_PC,EN_PC,MW,MR,BSEL,ROM_EN,EN_B);
ControlUnit(reset,clock,status,IR,ControlWord);


endmodule
