{
    "fileIDs": {
        "1": "/nfs_project/gemini/DV/usmanqadir/jira_repo/EDA-1579/./rtl/b_registered_input_to_output.v"
    },
    "hierTree": [
        {
            "file": "1",
            "internalSignals": [
                {
                    "name": "a_Inst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "b_Inst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "REG"
                },
                {
                    "name": "dly_b_Inst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "z_out_Inst",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "name": "j",
                    "range": {
                        "lsb": 0,
                        "msb": 31
                    },
                    "type": "VERI_INTEGER"
                },
                {
                    "name": "i",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "Unknown"
                }
            ],
            "language": "Verilog 2000",
            "line": 45,
            "ports": [
                {
                    "direction": "Input",
                    "name": "a",
                    "range": {
                        "lsb": 0,
                        "msb": 19
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "clock0",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "reset",
                    "range": {
                        "lsb": 0,
                        "msb": 0
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "dly_b",
                    "range": {
                        "lsb": 0,
                        "msb": 17
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Output",
                    "name": "z_out",
                    "range": {
                        "lsb": 0,
                        "msb": 37
                    },
                    "type": "WIRE"
                },
                {
                    "direction": "Input",
                    "name": "id",
                    "range": {
                        "lsb": 0,
                        "msb": -1
                    },
                    "type": "WIRE"
                }
            ],
            "topModule": "b_registered_input_to_output"
        }
    ],
    "modules": null
}
