INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.sim/sim_1/synth/func/xsim/top_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module design_1_top_0_0
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_beep
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_0
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_clk_wiz_leaf
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_delay
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_distortion
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_i2s_control
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_pipeline
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_ram_delay
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_top
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_bindec
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_bindec_0
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_mux__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized10
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized11
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized12
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized13
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized5
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized7
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized8
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_width__parameterized9
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized1
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized10
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized11
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized12
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized13
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized2
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized3
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized4
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized5
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized6
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized7
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized8
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_prim_wrapper__parameterized9
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_v8_4_3
INFO: [VRFC 10-311] analyzing module design_1_top_0_0_blk_mem_gen_v8_4_3_synth
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/beep.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module beep
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/clk_wiz_leaf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_leaf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/debouncer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/debouncer_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncer_array
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/distortion.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module distortion
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/i2s_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2s_control
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/mode_select.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mode_select
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/pipeline.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pipeline
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/ram_delay.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_delay
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alexm/OneDrive/Documents/uni/CS351/test-project/pedal/pedal.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
