$date
  Sun Jun 23 17:13:36 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module generic_ram_tb $end
$var reg 1 ! we $end
$var reg 1 " oe $end
$var reg 1 # me $end
$var reg 8 $ addr[7:0] $end
$var reg 16 % data_in[15:0] $end
$var reg 16 & data_out[15:0] $end
$scope module ram $end
$var reg 1 ' we $end
$var reg 1 ( oe $end
$var reg 1 ) me $end
$var reg 8 * addr[7:0] $end
$var reg 16 + data_in[15:0] $end
$var reg 16 , data_out[15:0] $end
$comment ram_block is not handled $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
1!
0"
1#
b00000000 $
b0000000000000000 %
bZZZZZZZZZZZZZZZZ &
1'
0(
1)
b00000000 *
b0000000000000000 +
bZZZZZZZZZZZZZZZZ ,
#10000000
0!
b00000001 $
b0001001000110100 %
0'
b00000001 *
b0001001000110100 +
#20000000
b00000010 $
b0101011001111000 %
b00000010 *
b0101011001111000 +
#30000000
1!
1"
b00000001 $
b0001001000110100 &
1'
1(
b00000001 *
b0001001000110100 ,
#40000000
b00000010 $
b0101011001111000 &
b00000010 *
b0101011001111000 ,
#50000000
0!
0"
0#
b00000001 $
b0000000001000010 %
bZZZZZZZZZZZZZZZZ &
0'
0(
0)
b00000001 *
b0000000001000010 +
bZZZZZZZZZZZZZZZZ ,
#60000000
1!
1"
1'
1(
#70000000
1#
b0001001000110100 &
1)
b0001001000110100 ,
#80000000
