Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr 16 03:53:52 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                         Violations  
---------  ----------------  --------------------------------------------------  ----------  
TIMING-4   Critical Warning  Invalid primary clock redefinition on a clock tree  1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin           1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal          2           
TIMING-9   Warning           Unknown CDC Logic                                   1           
TIMING-18  Warning           Missing input or output delay                       36          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (55)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (55)
--------------------------------
 There are 55 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.443        0.000                      0                 1033        0.122        0.000                      0                 1033        3.000        0.000                       0                   425  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
clk_0                     {0.000 5.000}        10.000          100.000         
slowclk_gen/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_10         {0.000 50.000}       100.000         10.000          
  clkfbout_clk_10         {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0                           6.443        0.000                      0                  108        0.263        0.000                      0                  108        4.500        0.000                       0                    55  
slowclk_gen/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_10              78.710        0.000                      0                  925        0.122        0.000                      0                  925       49.500        0.000                       0                   366  
  clkfbout_clk_10                                                                                                                                                          17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)           clk_out1_clk_10  clk_0            


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group       From Clock       To Clock       
----------       ----------       --------       
(none)                                             
(none)           clk_0                             
(none)           clk_out1_clk_10                   
(none)           clkfbout_clk_10                   
(none)                            clk_out1_clk_10  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        6.443ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.704ns (22.941%)  route 2.365ns (77.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.798     8.277    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.912    timerseg_driver/ctr/clk
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[0]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y53         FDRE (Setup_fdre_C_R)       -0.429    14.720    timerseg_driver/ctr/D_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.704ns (22.941%)  route 2.365ns (77.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.798     8.277    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.912    timerseg_driver/ctr/clk
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[1]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y53         FDRE (Setup_fdre_C_R)       -0.429    14.720    timerseg_driver/ctr/D_ctr_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.704ns (22.941%)  route 2.365ns (77.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.798     8.277    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.912    timerseg_driver/ctr/clk
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[2]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y53         FDRE (Setup_fdre_C_R)       -0.429    14.720    timerseg_driver/ctr/D_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.443ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 0.704ns (22.941%)  route 2.365ns (77.059%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.798     8.277    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.912    timerseg_driver/ctr/clk
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y53         FDRE (Setup_fdre_C_R)       -0.429    14.720    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.277    
  -------------------------------------------------------------------
                         slack                                  6.443    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.704ns (23.078%)  route 2.346ns (76.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.779     8.258    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.912    timerseg_driver/ctr/clk
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y56         FDRE (Setup_fdre_C_R)       -0.429    14.720    timerseg_driver/ctr/D_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.704ns (23.078%)  route 2.346ns (76.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.779     8.258    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.912    timerseg_driver/ctr/clk
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y56         FDRE (Setup_fdre_C_R)       -0.429    14.720    timerseg_driver/ctr/D_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.704ns (23.078%)  route 2.346ns (76.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.779     8.258    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.912    timerseg_driver/ctr/clk
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[14]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y56         FDRE (Setup_fdre_C_R)       -0.429    14.720    timerseg_driver/ctr/D_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.461ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.050ns  (logic 0.704ns (23.078%)  route 2.346ns (76.922%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.779     8.258    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.508    14.912    timerseg_driver/ctr/clk
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism              0.272    15.184    
                         clock uncertainty           -0.035    15.149    
    SLICE_X59Y56         FDRE (Setup_fdre_C_R)       -0.429    14.720    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.720    
                         arrival time                          -8.258    
  -------------------------------------------------------------------
                         slack                                  6.461    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.704ns (23.077%)  route 2.347ns (76.923%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.780     8.259    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.507    14.911    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
                         clock pessimism              0.297    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X59Y57         FDRE (Setup_fdre_C_R)       -0.429    14.744    timerseg_driver/ctr/D_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        3.051ns  (logic 0.704ns (23.077%)  route 2.347ns (76.923%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.208ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.634     6.298    timerseg_driver/ctr/S[1]
    SLICE_X61Y56         LUT2 (Prop_lut2_I0_O)        0.124     6.422 f  timerseg_driver/ctr/D_ctr_q[0]_i_5__1/O
                         net (fo=1, routed)           0.933     7.355    timerseg_driver/ctr/M_timerseg_driver_out[11]
    SLICE_X58Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.479 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.780     8.259    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.507    14.911    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
                         clock pessimism              0.297    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X59Y57         FDRE (Setup_fdre_C_R)       -0.429    14.744    timerseg_driver/ctr/D_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         14.744    
                         arrival time                          -8.259    
  -------------------------------------------------------------------
                         slack                                  6.485    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.119     1.796    timerseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X59Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.904    timerseg_driver/ctr/D_ctr_q_reg[12]_i_1__1_n_4
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y56         FDRE (Hold_fdre_C_D)         0.105     1.641    timerseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y54         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.119     1.796    timerseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X59Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.904 r  timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.904    timerseg_driver/ctr/D_ctr_q_reg[4]_i_1__1_n_4
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y54         FDRE (Hold_fdre_C_D)         0.105     1.641    timerseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    aseg_driver/ctr/clk
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  aseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.765    aseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  aseg_driver/ctr/D_ctr_q_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    aseg_driver/ctr/D_ctr_q_reg[8]_i_1_n_4
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.020    aseg_driver/ctr/clk
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X43Y54         FDRE (Hold_fdre_C_D)         0.105     1.610    aseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    bseg_driver/ctr/clk
    SLICE_X41Y56         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  bseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.119     1.765    bseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X41Y56         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.873    bseg_driver/ctr/D_ctr_q_reg[8]_i_1__0_n_4
    SLICE_X41Y56         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.020    bseg_driver/ctr/clk
    SLICE_X41Y56         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X41Y56         FDRE (Hold_fdre_C_D)         0.105     1.610    bseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.506    aseg_driver/ctr/clk
    SLICE_X43Y52         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y52         FDRE (Prop_fdre_C_Q)         0.141     1.647 r  aseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.767    aseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X43Y52         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  aseg_driver/ctr/D_ctr_q_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.875    aseg_driver/ctr/D_ctr_q_reg[0]_i_2_n_4
    SLICE_X43Y52         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.832     2.021    aseg_driver/ctr/clk
    SLICE_X43Y52         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.506    
    SLICE_X43Y52         FDRE (Hold_fdre_C_D)         0.105     1.611    aseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[11]/Q
                         net (fo=2, routed)           0.120     1.797    timerseg_driver/ctr/D_ctr_q_reg[11]
    SLICE_X59Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1/O[3]
                         net (fo=1, routed)           0.000     1.905    timerseg_driver/ctr/D_ctr_q_reg[8]_i_1__1_n_4
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y55         FDRE (Hold_fdre_C_D)         0.105     1.641    timerseg_driver/ctr/D_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.592     1.536    timerseg_driver/ctr/clk
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y53         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  timerseg_driver/ctr/D_ctr_q_reg[3]/Q
                         net (fo=2, routed)           0.120     1.797    timerseg_driver/ctr/D_ctr_q_reg[3]
    SLICE_X59Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.905 r  timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1/O[3]
                         net (fo=1, routed)           0.000     1.905    timerseg_driver/ctr/D_ctr_q_reg[0]_i_2__1_n_4
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y53         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[3]/C
                         clock pessimism             -0.516     1.536    
    SLICE_X59Y53         FDRE (Hold_fdre_C_D)         0.105     1.641    timerseg_driver/ctr/D_ctr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    aseg_driver/ctr/clk
    SLICE_X43Y55         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y55         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  aseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.766    aseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X43Y55         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  aseg_driver/ctr/D_ctr_q_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    aseg_driver/ctr/D_ctr_q_reg[12]_i_1_n_4
    SLICE_X43Y55         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.020    aseg_driver/ctr/clk
    SLICE_X43Y55         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X43Y55         FDRE (Hold_fdre_C_D)         0.105     1.610    aseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 aseg_driver/ctr/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    aseg_driver/ctr/clk
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  aseg_driver/ctr/D_ctr_q_reg[7]/Q
                         net (fo=2, routed)           0.120     1.766    aseg_driver/ctr/D_ctr_q_reg[7]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  aseg_driver/ctr/D_ctr_q_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    aseg_driver/ctr/D_ctr_q_reg[4]_i_1_n_4
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     2.020    aseg_driver/ctr/clk
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C
                         clock pessimism             -0.516     1.505    
    SLICE_X43Y53         FDRE (Hold_fdre_C_D)         0.105     1.610    aseg_driver/ctr/D_ctr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 bseg_driver/ctr/D_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg_driver/ctr/D_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.504    bseg_driver/ctr/clk
    SLICE_X41Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y57         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  bseg_driver/ctr/D_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.765    bseg_driver/ctr/D_ctr_q_reg[15]
    SLICE_X41Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.873    bseg_driver/ctr/D_ctr_q_reg[12]_i_1__0_n_4
    SLICE_X41Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     2.019    bseg_driver/ctr/clk
    SLICE_X41Y57         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[15]/C
                         clock pessimism             -0.516     1.504    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.105     1.609    bseg_driver/ctr/D_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y52   aseg_driver/ctr/D_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y56   aseg_driver/ctr/D_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y56   aseg_driver/ctr/D_ctr_q_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   aseg_driver/ctr/D_ctr_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y52   aseg_driver/ctr/D_ctr_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   aseg_driver/ctr/D_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y55   aseg_driver/ctr/D_ctr_q_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  slowclk_gen/inst/clk_in1
  To Clock:  slowclk_gen/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         slowclk_gen/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { slowclk_gen/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_10
  To Clock:  clk_out1_clk_10

Setup :            0  Failing Endpoints,  Worst Slack       78.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.710ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        20.371ns  (logic 3.342ns (16.406%)  route 17.029ns (83.594%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 101.473 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 r  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 f  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 f  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 r  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 r  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.604    16.972    sm/ram_reg_i_275_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.358    17.330 r  sm/ram_reg_i_232/O
                         net (fo=2, routed)           0.745    18.074    sm/ram_reg_i_232_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    18.400 f  sm/ram_reg_i_123/O
                         net (fo=2, routed)           0.521    18.922    sm/ram_reg_i_123_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  sm/ram_reg_i_54/O
                         net (fo=1, routed)           0.000    19.046    sm/ram_reg_i_54_n_0
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    19.258 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.379    20.637    display/M_alum_out[9]
    SLICE_X48Y64         LUT5 (Prop_lut5_I2_O)        0.329    20.966 r  display/ram_reg_i_1__0/O
                         net (fo=1, routed)           0.958    21.923    brams/bram2/ram_reg_0[12]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.473   101.473    brams/bram2/clk_out1
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.551    
                         clock uncertainty           -0.149   101.402    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.769   100.633    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.633    
                         arrival time                         -21.923    
  -------------------------------------------------------------------
                         slack                                 78.710    

Slack (MET) :             79.115ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        20.169ns  (logic 3.312ns (16.422%)  route 16.857ns (83.578%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 101.473 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 r  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 f  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 f  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 r  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 r  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.604    16.972    sm/ram_reg_i_275_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.358    17.330 r  sm/ram_reg_i_232/O
                         net (fo=2, routed)           0.745    18.074    sm/ram_reg_i_232_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    18.400 f  sm/ram_reg_i_123/O
                         net (fo=2, routed)           0.521    18.922    sm/ram_reg_i_123_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  sm/ram_reg_i_54/O
                         net (fo=1, routed)           0.000    19.046    sm/ram_reg_i_54_n_0
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    19.258 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           1.379    20.637    display/M_alum_out[9]
    SLICE_X48Y64         LUT5 (Prop_lut5_I1_O)        0.299    20.936 r  display/ram_reg_i_1/O
                         net (fo=1, routed)           0.785    21.721    brams/bram1/ADDRARDADDR[12]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.473   101.473    brams/bram1/clk_out1
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.551    
                         clock uncertainty           -0.149   101.402    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566   100.836    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.836    
                         arrival time                         -21.721    
  -------------------------------------------------------------------
                         slack                                 79.115    

Slack (MET) :             79.583ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        20.211ns  (logic 2.821ns (13.958%)  route 17.390ns (86.042%))
  Logic Levels:           14  (LUT3=1 LUT5=2 LUT6=11)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.435ns = ( 101.435 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 r  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 f  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 f  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 r  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 r  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.907    17.275    sm/ram_reg_i_275_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.332    17.607 f  sm/ram_reg_i_165/O
                         net (fo=2, routed)           0.872    18.479    sm/ram_reg_i_165_n_0
    SLICE_X49Y61         LUT6 (Prop_lut6_I1_O)        0.124    18.603 r  sm/D_states_q[0]_i_37/O
                         net (fo=1, routed)           1.029    19.632    sm/D_states_q[0]_i_37_n_0
    SLICE_X47Y62         LUT6 (Prop_lut6_I3_O)        0.124    19.756 r  sm/D_states_q[0]_i_24/O
                         net (fo=1, routed)           0.869    20.625    sm/D_states_q[0]_i_24_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.124    20.749 r  sm/D_states_q[0]_i_7/O
                         net (fo=1, routed)           0.303    21.052    sm/D_states_q[0]_i_7_n_0
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.124    21.176 r  sm/D_states_q[0]_i_1/O
                         net (fo=1, routed)           0.587    21.763    sm/D_states_d__0[0]
    SLICE_X50Y66         FDSE                                         r  sm/D_states_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.435   101.435    sm/clk_out1
    SLICE_X50Y66         FDSE                                         r  sm/D_states_q_reg[0]/C
                         clock pessimism              0.092   101.527    
                         clock uncertainty           -0.149   101.378    
    SLICE_X50Y66         FDSE (Setup_fdse_C_D)       -0.031   101.347    sm/D_states_q_reg[0]
  -------------------------------------------------------------------
                         required time                        101.347    
                         arrival time                         -21.763    
  -------------------------------------------------------------------
                         slack                                 79.583    

Slack (MET) :             79.612ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.470ns  (logic 2.951ns (15.157%)  route 16.519ns (84.843%))
  Logic Levels:           13  (LUT3=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 101.473 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 f  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 r  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 r  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 f  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 f  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.604    16.972    sm/ram_reg_i_275_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.358    17.330 f  sm/ram_reg_i_232/O
                         net (fo=2, routed)           0.748    18.077    sm/ram_reg_i_232_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.326    18.403 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.669    19.072    sm/ram_reg_i_121_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    19.196 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.995    20.191    sm/M_alum_out[0]
    SLICE_X47Y64         LUT5 (Prop_lut5_I1_O)        0.150    20.341 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.681    21.022    brams/bram2/ram_reg_0[0]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.473   101.473    brams/bram2/clk_out1
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.551    
                         clock uncertainty           -0.149   101.402    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.768   100.634    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.634    
                         arrival time                         -21.022    
  -------------------------------------------------------------------
                         slack                                 79.612    

Slack (MET) :             79.707ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.577ns  (logic 2.925ns (14.941%)  route 16.652ns (85.059%))
  Logic Levels:           13  (LUT3=1 LUT5=4 LUT6=8)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 101.473 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 f  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 r  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 r  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 f  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 f  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.604    16.972    sm/ram_reg_i_275_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.358    17.330 f  sm/ram_reg_i_232/O
                         net (fo=2, routed)           0.748    18.077    sm/ram_reg_i_232_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.326    18.403 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.669    19.072    sm/ram_reg_i_121_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    19.196 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.995    20.191    sm/M_alum_out[0]
    SLICE_X47Y64         LUT5 (Prop_lut5_I1_O)        0.124    20.315 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.814    21.129    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.473   101.473    brams/bram1/clk_out1
    RAMB18_X1Y26         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.551    
                         clock uncertainty           -0.149   101.402    
    RAMB18_X1Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   100.836    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        100.836    
                         arrival time                         -21.129    
  -------------------------------------------------------------------
                         slack                                 79.707    

Slack (MET) :             79.931ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.812ns  (logic 3.049ns (15.389%)  route 16.763ns (84.611%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.434ns = ( 101.434 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 f  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 r  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 r  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 f  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 f  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.604    16.972    sm/ram_reg_i_275_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.358    17.330 f  sm/ram_reg_i_232/O
                         net (fo=2, routed)           0.748    18.077    sm/ram_reg_i_232_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.326    18.403 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.669    19.072    sm/ram_reg_i_121_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    19.196 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.725    19.921    sm/M_alum_out[0]
    SLICE_X47Y65         LUT6 (Prop_lut6_I1_O)        0.124    20.045 r  sm/D_states_q[1]_i_6/O
                         net (fo=1, routed)           0.638    20.683    sm/D_states_q[1]_i_6_n_0
    SLICE_X47Y66         LUT6 (Prop_lut6_I4_O)        0.124    20.807 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.557    21.364    sm/D_states_d__0[1]
    SLICE_X48Y66         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.434   101.434    sm/clk_out1
    SLICE_X48Y66         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.078   101.512    
                         clock uncertainty           -0.149   101.363    
    SLICE_X48Y66         FDSE (Setup_fdse_C_D)       -0.067   101.296    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        101.296    
                         arrival time                         -21.364    
  -------------------------------------------------------------------
                         slack                                 79.931    

Slack (MET) :             80.093ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.698ns  (logic 3.049ns (15.478%)  route 16.649ns (84.521%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 101.432 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 f  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 r  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 r  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 f  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 f  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.604    16.972    sm/ram_reg_i_275_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.358    17.330 f  sm/ram_reg_i_232/O
                         net (fo=2, routed)           0.748    18.077    sm/ram_reg_i_232_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I4_O)        0.326    18.403 r  sm/ram_reg_i_121/O
                         net (fo=1, routed)           0.669    19.072    sm/ram_reg_i_121_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I2_O)        0.124    19.196 r  sm/ram_reg_i_42/O
                         net (fo=7, routed)           0.470    19.667    sm/M_alum_out[0]
    SLICE_X49Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.791 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.957    20.747    sm/D_states_q[2]_i_3_n_0
    SLICE_X50Y68         LUT6 (Prop_lut6_I1_O)        0.124    20.871 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.379    21.250    sm/D_states_d__0[2]
    SLICE_X50Y68         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.432   101.432    sm/clk_out1
    SLICE_X50Y68         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.092   101.524    
                         clock uncertainty           -0.149   101.375    
    SLICE_X50Y68         FDSE (Setup_fdse_C_D)       -0.031   101.344    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        101.344    
                         arrival time                         -21.250    
  -------------------------------------------------------------------
                         slack                                 80.093    

Slack (MET) :             80.246ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        18.835ns  (logic 2.989ns (15.870%)  route 15.846ns (84.130%))
  Logic Levels:           13  (LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 101.473 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 r  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 f  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 f  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 r  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 r  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.907    17.275    sm/ram_reg_i_275_n_0
    SLICE_X51Y59         LUT6 (Prop_lut6_I4_O)        0.332    17.607 r  sm/ram_reg_i_165/O
                         net (fo=2, routed)           0.453    18.060    sm/ram_reg_i_165_n_0
    SLICE_X49Y60         LUT6 (Prop_lut6_I2_O)        0.124    18.184 r  sm/ram_reg_i_64/O
                         net (fo=1, routed)           0.000    18.184    sm/ram_reg_i_64_n_0
    SLICE_X49Y60         MUXF7 (Prop_muxf7_I0_O)      0.212    18.396 r  sm/ram_reg_i_20/O
                         net (fo=3, routed)           0.927    19.323    display/M_alum_out[8]
    SLICE_X48Y63         LUT5 (Prop_lut5_I1_O)        0.328    19.651 r  display/ram_reg_i_2/O
                         net (fo=1, routed)           0.736    20.387    brams/bram2/ram_reg_0[11]
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.473   101.473    brams/bram2/clk_out1
    RAMB18_X1Y27         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.078   101.551    
                         clock uncertainty           -0.149   101.402    
    RAMB18_X1Y27         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.769   100.633    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        100.633    
                         arrival time                         -20.387    
  -------------------------------------------------------------------
                         slack                                 80.246    

Slack (MET) :             80.358ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[3][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.442ns  (logic 3.312ns (17.035%)  route 16.130ns (82.965%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 101.440 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 r  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 f  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 f  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 r  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 r  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.604    16.972    sm/ram_reg_i_275_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.358    17.330 r  sm/ram_reg_i_232/O
                         net (fo=2, routed)           0.745    18.074    sm/ram_reg_i_232_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    18.400 f  sm/ram_reg_i_123/O
                         net (fo=2, routed)           0.521    18.922    sm/ram_reg_i_123_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  sm/ram_reg_i_54/O
                         net (fo=1, routed)           0.000    19.046    sm/ram_reg_i_54_n_0
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    19.258 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.543    19.801    sm/D_ddr_q_reg[9]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.299    20.100 r  sm/D_registers_q[7][12]_i_2/O
                         net (fo=8, routed)           0.894    20.994    L_reg/D[12]
    SLICE_X50Y60         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.440   101.440    L_reg/clk_out1
    SLICE_X50Y60         FDRE                                         r  L_reg/D_registers_q_reg[3][12]/C
                         clock pessimism              0.092   101.532    
                         clock uncertainty           -0.149   101.383    
    SLICE_X50Y60         FDRE (Setup_fdre_C_D)       -0.031   101.352    L_reg/D_registers_q_reg[3][12]
  -------------------------------------------------------------------
                         required time                        101.352    
                         arrival time                         -20.994    
  -------------------------------------------------------------------
                         slack                                 80.358    

Slack (MET) :             80.367ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            L_reg/D_registers_q_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_clk_10 rise@100.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        19.396ns  (logic 3.312ns (17.076%)  route 16.084ns (82.924%))
  Logic Levels:           14  (LUT3=1 LUT5=4 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 101.440 - 100.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.149ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.552     1.552    sm/clk_out1
    SLICE_X51Y65         FDSE                                         r  sm/D_states_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDSE (Prop_fdse_C_Q)         0.456     2.008 f  sm/D_states_q_reg[5]/Q
                         net (fo=184, routed)         4.209     6.217    sm/D_states_q[5]
    SLICE_X43Y68         LUT5 (Prop_lut5_I4_O)        0.152     6.369 r  sm/D_registers_q[7][12]_i_73/O
                         net (fo=1, routed)           0.651     7.020    sm/D_registers_q[7][12]_i_73_n_0
    SLICE_X45Y68         LUT6 (Prop_lut6_I1_O)        0.326     7.346 r  sm/D_registers_q[7][12]_i_55/O
                         net (fo=2, routed)           1.033     8.379    sm/D_registers_q[7][12]_i_55_n_0
    SLICE_X44Y67         LUT6 (Prop_lut6_I4_O)        0.124     8.503 r  sm/ram_reg_i_213/O
                         net (fo=13, routed)          2.349    10.852    sm/ram_reg_i_213_n_0
    SLICE_X51Y58         LUT6 (Prop_lut6_I1_O)        0.124    10.976 r  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.987    11.963    sm/ram_reg_i_103_n_0
    SLICE_X52Y60         LUT6 (Prop_lut6_I3_O)        0.124    12.087 r  sm/ram_reg_i_35/O
                         net (fo=20, routed)          1.715    13.802    sm/D_registers_q_reg[7][4][2]
    SLICE_X48Y56         LUT3 (Prop_lut3_I0_O)        0.118    13.920 f  sm/ram_reg_i_339/O
                         net (fo=1, routed)           0.785    14.705    sm/ram_reg_i_339_n_0
    SLICE_X47Y59         LUT6 (Prop_lut6_I0_O)        0.326    15.031 f  sm/ram_reg_i_338/O
                         net (fo=1, routed)           0.534    15.565    sm/ram_reg_i_338_n_0
    SLICE_X48Y58         LUT6 (Prop_lut6_I1_O)        0.124    15.689 r  sm/ram_reg_i_325/O
                         net (fo=2, routed)           0.560    16.249    sm/ram_reg_i_190_0
    SLICE_X49Y56         LUT5 (Prop_lut5_I0_O)        0.119    16.368 r  sm/ram_reg_i_275/O
                         net (fo=3, routed)           0.604    16.972    sm/ram_reg_i_275_n_0
    SLICE_X51Y57         LUT5 (Prop_lut5_I0_O)        0.358    17.330 r  sm/ram_reg_i_232/O
                         net (fo=2, routed)           0.745    18.074    sm/ram_reg_i_232_n_0
    SLICE_X48Y61         LUT6 (Prop_lut6_I0_O)        0.326    18.400 f  sm/ram_reg_i_123/O
                         net (fo=2, routed)           0.521    18.922    sm/ram_reg_i_123_n_0
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    19.046 r  sm/ram_reg_i_54/O
                         net (fo=1, routed)           0.000    19.046    sm/ram_reg_i_54_n_0
    SLICE_X47Y61         MUXF7 (Prop_muxf7_I0_O)      0.212    19.258 r  sm/ram_reg_i_17/O
                         net (fo=3, routed)           0.543    19.801    sm/D_ddr_q_reg[9]
    SLICE_X48Y62         LUT5 (Prop_lut5_I2_O)        0.299    20.100 r  sm/D_registers_q[7][12]_i_2/O
                         net (fo=8, routed)           0.848    20.948    L_reg/D[12]
    SLICE_X53Y60         FDRE                                         r  L_reg/D_registers_q_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                    100.000   100.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   100.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457   101.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    98.328 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    99.909    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   100.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.440   101.440    L_reg/clk_out1
    SLICE_X53Y60         FDRE                                         r  L_reg/D_registers_q_reg[0][12]/C
                         clock pessimism              0.092   101.532    
                         clock uncertainty           -0.149   101.383    
    SLICE_X53Y60         FDRE (Setup_fdre_C_D)       -0.067   101.316    L_reg/D_registers_q_reg[0][12]
  -------------------------------------------------------------------
                         required time                        101.316    
                         arrival time                         -20.948    
  -------------------------------------------------------------------
                         slack                                 80.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.592ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.592     0.592    forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.141     0.733 r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.789    forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.271     0.592    
    SLICE_X65Y57         FDRE (Hold_fdre_C_D)         0.075     0.667    forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.667    
                         arrival time                           0.789    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.583     0.583    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.164     0.747 r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.803    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.851     0.851    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X64Y71         FDRE (Hold_fdre_C_D)         0.060     0.643    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.803    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 cond_butt_next_play/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.587     0.587    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y67         FDRE (Prop_fdre_C_Q)         0.164     0.751 r  cond_butt_next_play/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.807    cond_butt_next_play/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.855     0.855    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.269     0.587    
    SLICE_X64Y67         FDRE (Hold_fdre_C_D)         0.060     0.647    cond_butt_next_play/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.807    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.580     0.580    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.800    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.060     0.640    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.141ns (63.351%)  route 0.082ns (36.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.557     0.557    display/clk_out1
    SLICE_X41Y63         FDRE                                         r  display/D_pixel_idx_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  display/D_pixel_idx_q_reg[2]/Q
                         net (fo=6, routed)           0.082     0.779    display/p_0_in__0[2]
    SLICE_X40Y63         FDRE                                         r  display/D_bram_addr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.826     0.826    display/clk_out1
    SLICE_X40Y63         FDRE                                         r  display/D_bram_addr_q_reg[2]/C
                         clock pessimism             -0.256     0.570    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.047     0.617    display/D_bram_addr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.617    
                         arrival time                           0.779    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.580     0.580    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y75         FDRE (Prop_fdre_C_Q)         0.164     0.744 r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     0.800    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X64Y75         FDRE (Hold_fdre_C_D)         0.053     0.633    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.633    
                         arrival time                           0.800    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 gameclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_game_tick_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.557     0.557    gameclk/clk_out1
    SLICE_X49Y68         FDRE                                         r  gameclk/D_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y68         FDRE (Prop_fdre_C_Q)         0.128     0.685 f  gameclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.053     0.738    sm/D_last_q_2
    SLICE_X49Y68         LUT6 (Prop_lut6_I0_O)        0.099     0.837 r  sm/D_game_tick_q_i_1/O
                         net (fo=1, routed)           0.000     0.837    sm/D_game_tick_q_i_1_n_0
    SLICE_X49Y68         FDRE                                         r  sm/D_game_tick_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.824     0.824    sm/clk_out1
    SLICE_X49Y68         FDRE                                         r  sm/D_game_tick_q_reg/C
                         clock pessimism             -0.268     0.557    
    SLICE_X49Y68         FDRE (Hold_fdre_C_D)         0.092     0.649    sm/D_game_tick_q_reg
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            D_buff4_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.212ns (68.726%)  route 0.096ns (31.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.589     0.589    slowclk
    SLICE_X64Y63         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.096     0.849    io_led_OBUF[0]
    SLICE_X65Y63         LUT4 (Prop_lut4_I0_O)        0.048     0.897 r  D_buff4_q[3]_i_2/O
                         net (fo=1, routed)           0.000     0.897    p_0_in[3]
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.858     0.858    slowclk
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[3]/C
                         clock pessimism             -0.257     0.602    
    SLICE_X65Y63         FDRE (Hold_fdre_C_D)         0.107     0.709    D_buff4_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.128ns (58.016%)  route 0.093ns (41.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.557     0.557    display/clk_out1
    SLICE_X41Y63         FDRE                                         r  display/D_pixel_idx_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y63         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  display/D_pixel_idx_q_reg[3]/Q
                         net (fo=5, routed)           0.093     0.777    display/p_0_in__0[3]
    SLICE_X40Y63         FDRE                                         r  display/D_bram_addr_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.826     0.826    display/clk_out1
    SLICE_X40Y63         FDRE                                         r  display/D_bram_addr_q_reg[3]/C
                         clock pessimism             -0.256     0.570    
    SLICE_X40Y63         FDRE (Hold_fdre_C_D)         0.019     0.589    display/D_bram_addr_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.589    
                         arrival time                           0.777    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            display/D_bram_addr_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_clk_10
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_10 rise@0.000ns - clk_out1_clk_10 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.785%)  route 0.142ns (43.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.557     0.557    display/clk_out1
    SLICE_X37Y63         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.141     0.698 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=15, routed)          0.142     0.839    display/p_0_in[1]
    SLICE_X38Y63         LUT6 (Prop_lut6_I3_O)        0.045     0.884 r  display/D_bram_addr_q[11]_i_1/O
                         net (fo=1, routed)           0.000     0.884    display/p_0_in__0[11]
    SLICE_X38Y63         FDRE                                         r  display/D_bram_addr_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.824     0.824    display/clk_out1
    SLICE_X38Y63         FDRE                                         r  display/D_bram_addr_q_reg[11]/C
                         clock pessimism             -0.253     0.572    
    SLICE_X38Y63         FDRE (Hold_fdre_C_D)         0.121     0.693    display/D_bram_addr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.884    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_10
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y26     brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y27     brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0    slowclk_gen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y63     D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X64Y63     D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y63     D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y63     D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y62     L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y59     L_reg/D_registers_q_reg[0][10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y63     D_buff4_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y63     D_buff4_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y63     D_buff4_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y63     D_buff4_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y63     D_buff4_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y63     D_buff4_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y63     D_buff4_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y63     D_buff4_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y62     L_reg/D_registers_q_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y62     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y63     D_buff4_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y63     D_buff4_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y63     D_buff4_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X64Y63     D_buff4_q_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y63     D_buff4_q_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y63     D_buff4_q_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y63     D_buff4_q_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X65Y63     D_buff4_q_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y62     L_reg/D_registers_q_reg[0][0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X50Y62     L_reg/D_registers_q_reg[0][0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_10
  To Clock:  clkfbout_clk_10

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_10
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2    slowclk_gen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       20.000      80.000     MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  clk_0

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 0.642ns (16.283%)  route 3.301ns (83.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.767     5.567    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 0.642ns (16.283%)  route 3.301ns (83.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.767     5.567    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 0.642ns (16.283%)  route 3.301ns (83.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.767     5.567    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 0.642ns (16.283%)  route 3.301ns (83.717%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.767     5.567    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y54         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.897ns  (logic 0.642ns (16.472%)  route 3.255ns (83.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.722     5.521    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.897ns  (logic 0.642ns (16.472%)  route 3.255ns (83.528%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.722     5.521    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 0.642ns (16.876%)  route 3.162ns (83.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.629     5.428    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 0.642ns (16.876%)  route 3.162ns (83.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.629     5.428    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 0.642ns (16.876%)  route 3.162ns (83.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.629     5.428    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 0.642ns (16.876%)  route 3.162ns (83.124%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.624     1.624    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.518     2.142 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         2.533     4.675    aseg_driver/ctr/D_ctr_q_reg[0]_0[0]
    SLICE_X42Y54         LUT5 (Prop_lut5_I0_O)        0.124     4.799 r  aseg_driver/ctr/D_ctr_q[0]_i_1/O
                         net (fo=18, routed)          0.629     5.428    aseg_driver/ctr/D_ctr_q[0]_i_1_n_0
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.437     4.841    aseg_driver/ctr/clk
    SLICE_X43Y53         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.209ns (19.586%)  route 0.858ns (80.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.237     1.658    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[10]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.209ns (19.586%)  route 0.858ns (80.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.237     1.658    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[11]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.209ns (19.586%)  route 0.858ns (80.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.237     1.658    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[8]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.067ns  (logic 0.209ns (19.586%)  route 0.858ns (80.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.237     1.658    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y55         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[9]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.209ns (19.427%)  route 0.867ns (80.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.245     1.667    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[4]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.209ns (19.427%)  route 0.867ns (80.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.245     1.667    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[5]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.209ns (19.427%)  route 0.867ns (80.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.245     1.667    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[6]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.076ns  (logic 0.209ns (19.427%)  route 0.867ns (80.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.245     1.667    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y54         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[7]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.209ns (18.611%)  route 0.914ns (81.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.292     1.714    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[12]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            timerseg_driver/ctr/D_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.123ns  (logic 0.209ns (18.611%)  route 0.914ns (81.389%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.051ns
    Source Clock Delay      (SCD):    0.591ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.283ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=152, routed)         0.622     1.376    timerseg_driver/ctr/Q[0]
    SLICE_X58Y54         LUT6 (Prop_lut6_I5_O)        0.045     1.421 r  timerseg_driver/ctr/D_ctr_q[0]_i_1__1/O
                         net (fo=18, routed)          0.292     1.714    timerseg_driver/ctr/D_ctr_q[0]_i_1__1_n_0
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.861     2.051    timerseg_driver/ctr/clk
    SLICE_X59Y56         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[13]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.350ns  (logic 5.015ns (40.607%)  route 7.335ns (59.393%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.554     5.138    aseg_driver/ctr/clk
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.783     7.377    L_reg/M_ctr_value[1]
    SLICE_X47Y50         LUT5 (Prop_lut5_I3_O)        0.118     7.495 f  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.577     8.072    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.326     8.398 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.379     8.777    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.665     9.566    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.690 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.222    10.912    L_reg/aseg[0]
    SLICE_X54Y50         LUT3 (Prop_lut3_I2_O)        0.146    11.058 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.709    13.767    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.721    17.488 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    17.488    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.989ns  (logic 5.048ns (42.105%)  route 6.941ns (57.895%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.554     5.138    aseg_driver/ctr/clk
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.783     7.377    L_reg/M_ctr_value[1]
    SLICE_X47Y50         LUT5 (Prop_lut5_I3_O)        0.118     7.495 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.577     8.072    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.326     8.398 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.379     8.777    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.665     9.566    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.690 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.214    10.904    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X54Y50         LUT4 (Prop_lut4_I0_O)        0.152    11.056 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.323    13.379    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    17.127 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    17.127    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.913ns  (logic 5.037ns (42.281%)  route 6.876ns (57.719%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.554     5.138    aseg_driver/ctr/clk
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.594 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.783     7.377    L_reg/M_ctr_value[1]
    SLICE_X47Y50         LUT5 (Prop_lut5_I3_O)        0.118     7.495 f  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.577     8.072    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.326     8.398 r  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.379     8.777    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.901 r  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.665     9.566    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.690 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.003    10.693    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X54Y50         LUT4 (Prop_lut4_I0_O)        0.153    10.846 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.469    13.315    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    17.051 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    17.051    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.728ns  (logic 5.090ns (43.403%)  route 6.638ns (56.597%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.137    bseg_driver/ctr/clk
    SLICE_X41Y58         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.999     6.592    L_reg/M_ctr_value_0[1]
    SLICE_X38Y56         LUT5 (Prop_lut5_I3_O)        0.146     6.738 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.591     7.329    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.328     7.657 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.304     7.961    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.085 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.799     8.884    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.008 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.499    10.507    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.152    10.659 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.445    13.105    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    16.865 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.865    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.707ns  (logic 4.794ns (40.949%)  route 6.913ns (59.051%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.554     5.138    aseg_driver/ctr/clk
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.783     7.377    L_reg/M_ctr_value[1]
    SLICE_X47Y50         LUT5 (Prop_lut5_I3_O)        0.118     7.495 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.577     8.072    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.326     8.398 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.379     8.777    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.665     9.566    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.690 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.222    10.912    L_reg/aseg[0]
    SLICE_X54Y50         LUT4 (Prop_lut4_I1_O)        0.124    11.036 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.288    13.323    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.522    16.845 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.845    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.532ns  (logic 4.798ns (41.603%)  route 6.735ns (58.397%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.624     5.208    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.456     5.664 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          1.864     7.528    timerseg_driver/ctr/S[1]
    SLICE_X64Y64         LUT2 (Prop_lut2_I0_O)        0.146     7.674 f  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           1.322     8.996    L_reg/timerseg_OBUF[0]
    SLICE_X61Y60         LUT6 (Prop_lut6_I4_O)        0.328     9.324 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           0.970    10.293    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I0_O)        0.117    10.410 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.579    12.990    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.751    16.740 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.740    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.602ns  (logic 4.779ns (41.188%)  route 6.823ns (58.812%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.554     5.138    aseg_driver/ctr/clk
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.456     5.594 r  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          1.783     7.377    L_reg/M_ctr_value[1]
    SLICE_X47Y50         LUT5 (Prop_lut5_I3_O)        0.118     7.495 r  L_reg/aseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.577     8.072    L_reg/aseg_OBUF[10]_inst_i_28_n_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.326     8.398 f  L_reg/aseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.379     8.777    L_reg/aseg_OBUF[10]_inst_i_24_n_0
    SLICE_X49Y52         LUT6 (Prop_lut6_I0_O)        0.124     8.901 f  L_reg/aseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.665     9.566    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1_1
    SLICE_X49Y52         LUT6 (Prop_lut6_I5_O)        0.124     9.690 r  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.214    10.904    aseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X54Y50         LUT4 (Prop_lut4_I0_O)        0.124    11.028 r  aseg_driver/ctr/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.206    13.233    aseg_OBUF[1]
    M5                   OBUF (Prop_obuf_I_O)         3.507    16.740 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.740    aseg[1]
    M5                                                                r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.598ns  (logic 4.846ns (41.778%)  route 6.753ns (58.222%))
  Logic Levels:           6  (LUT3=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.137    bseg_driver/ctr/clk
    SLICE_X41Y58         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 f  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.999     6.592    L_reg/M_ctr_value_0[1]
    SLICE_X38Y56         LUT5 (Prop_lut5_I3_O)        0.146     6.738 f  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.591     7.329    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.328     7.657 r  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.304     7.961    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.085 r  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.799     8.884    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.008 f  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.509    10.517    L_reg/bseg[0]
    SLICE_X50Y48         LUT3 (Prop_lut3_I2_O)        0.124    10.641 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.550    13.192    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    16.735 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.735    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.588ns  (logic 5.064ns (43.704%)  route 6.523ns (56.296%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.137    bseg_driver/ctr/clk
    SLICE_X41Y58         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.999     6.592    L_reg/M_ctr_value_0[1]
    SLICE_X38Y56         LUT5 (Prop_lut5_I3_O)        0.146     6.738 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.591     7.329    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.328     7.657 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.304     7.961    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.085 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.799     8.884    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.008 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.509    10.517    L_reg/bseg[0]
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.150    10.667 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.321    12.988    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.736    16.725 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    16.725    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.571ns  (logic 4.847ns (41.888%)  route 6.724ns (58.112%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.553     5.137    bseg_driver/ctr/clk
    SLICE_X41Y58         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.456     5.593 r  bseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=16, routed)          0.999     6.592    L_reg/M_ctr_value_0[1]
    SLICE_X38Y56         LUT5 (Prop_lut5_I3_O)        0.146     6.738 r  L_reg/bseg_OBUF[10]_inst_i_28/O
                         net (fo=1, routed)           0.591     7.329    L_reg/bseg_OBUF[10]_inst_i_28_n_0
    SLICE_X36Y57         LUT6 (Prop_lut6_I5_O)        0.328     7.657 f  L_reg/bseg_OBUF[10]_inst_i_24/O
                         net (fo=1, routed)           0.304     7.961    L_reg/bseg_OBUF[10]_inst_i_24_n_0
    SLICE_X39Y58         LUT6 (Prop_lut6_I0_O)        0.124     8.085 f  L_reg/bseg_OBUF[10]_inst_i_12/O
                         net (fo=1, routed)           0.799     8.884    bseg_driver/ctr/bseg_OBUF[10]_inst_i_1_2
    SLICE_X39Y57         LUT6 (Prop_lut6_I5_O)        0.124     9.008 r  bseg_driver/ctr/bseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.499    10.507    bseg_driver/ctr/D_ctr_q_reg[17]_0
    SLICE_X50Y48         LUT4 (Prop_lut4_I0_O)        0.124    10.631 r  bseg_driver/ctr/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.532    13.163    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    16.709 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.709    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.435ns  (logic 1.434ns (58.872%)  route 1.002ns (41.128%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.436     2.112    timerseg_driver/ctr/S[0]
    SLICE_X64Y64         LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  timerseg_driver/ctr/timerseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.566     2.722    timerseg_OBUF[11]
    E3                   OBUF (Prop_obuf_I_O)         1.248     3.970 r  timerseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.970    timerseg[11]
    E3                                                                r  timerseg[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.445ns  (logic 1.498ns (61.260%)  route 0.947ns (38.740%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.436     2.112    timerseg_driver/ctr/S[0]
    SLICE_X64Y64         LUT2 (Prop_lut2_I1_O)        0.043     2.155 r  timerseg_driver/ctr/timerseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.511     2.666    timerseg_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.314     3.980 r  timerseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.980    timerseg[8]
    F5                                                                r  timerseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.491ns  (logic 1.501ns (60.281%)  route 0.989ns (39.719%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.436     2.112    timerseg_driver/ctr/S[0]
    SLICE_X64Y64         LUT2 (Prop_lut2_I1_O)        0.043     2.155 r  timerseg_driver/ctr/timerseg_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.553     2.708    timerseg_OBUF[5]
    D3                   OBUF (Prop_obuf_I_O)         1.317     4.025 r  timerseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.025    timerseg[5]
    D3                                                                r  timerseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.492ns  (logic 1.415ns (56.797%)  route 1.077ns (43.203%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  timerseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=17, routed)          0.436     2.112    timerseg_driver/ctr/S[0]
    SLICE_X64Y64         LUT2 (Prop_lut2_I0_O)        0.045     2.157 r  timerseg_driver/ctr/timerseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.641     2.797    timerseg_OBUF[7]
    D6                   OBUF (Prop_obuf_I_O)         1.229     4.027 r  timerseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.027    timerseg[7]
    D6                                                                r  timerseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.524ns (58.047%)  route 1.101ns (41.953%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.412     2.088    L_reg/M_ctr_value_2[1]
    SLICE_X62Y58         LUT6 (Prop_lut6_I3_O)        0.045     2.133 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.214     2.348    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I3_O)        0.047     2.395 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.474     2.869    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         1.291     4.160 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.160    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.628ns  (logic 1.524ns (57.987%)  route 1.104ns (42.013%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.392     2.067    L_reg/M_ctr_value_2[1]
    SLICE_X61Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.112 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.229     2.341    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.048     2.389 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           0.484     2.873    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         1.290     4.163 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000     4.163    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.683ns  (logic 1.511ns (56.300%)  route 1.173ns (43.700%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 f  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.370     2.045    L_reg/M_ctr_value_2[1]
    SLICE_X61Y59         LUT6 (Prop_lut6_I1_O)        0.045     2.090 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.250     2.340    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I1_O)        0.045     2.385 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.553     2.938    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         1.280     4.218 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.218    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 1.464ns (53.631%)  route 1.266ns (46.369%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    aseg_driver/ctr/clk
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.616     2.262    aseg_driver/ctr/S[0]
    SLICE_X48Y50         LUT2 (Prop_lut2_I1_O)        0.046     2.308 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.650     2.958    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     4.235 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.235    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.767ns  (logic 1.505ns (54.399%)  route 1.262ns (45.601%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.591     1.535    timerseg_driver/ctr/clk
    SLICE_X59Y57         FDRE                                         r  timerseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y57         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  timerseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=17, routed)          0.392     2.067    L_reg/M_ctr_value_2[1]
    SLICE_X61Y59         LUT6 (Prop_lut6_I3_O)        0.045     2.112 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=6, routed)           0.229     2.341    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X64Y59         LUT4 (Prop_lut4_I2_O)        0.045     2.386 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.642     3.028    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         1.274     4.302 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000     4.302    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.831ns  (logic 1.393ns (49.188%)  route 1.439ns (50.812%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.505    aseg_driver/ctr/clk
    SLICE_X43Y56         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y56         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=16, routed)          0.538     2.184    aseg_driver/ctr/S[0]
    SLICE_X47Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.229 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.901     3.129    aseg_OBUF[7]
    N4                   OBUF (Prop_obuf_I_O)         1.207     4.336 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.336    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_10
  To Clock:  

Max Delay            43 Endpoints
Min Delay            43 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.720ns  (logic 11.313ns (31.671%)  route 24.407ns (68.329%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.558     1.558    L_reg/clk_out1
    SLICE_X50Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=15, routed)          1.464     3.500    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.298     3.798 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.826     4.625    L_reg/L_1b184063_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.146     4.771 r  L_reg/L_1b184063_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     5.572    L_reg/L_1b184063_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.356     5.928 r  L_reg/L_1b184063_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.953     6.882    L_reg/L_1b184063_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.326     7.208 r  L_reg/L_1b184063_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.614     7.821    L_reg/L_1b184063_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  L_reg/L_1b184063_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     9.017    L_reg/L_1b184063_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  L_reg/L_1b184063_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.691 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.691    bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[2]
                         net (fo=8, routed)           1.501    11.431    L_reg/L_1b184063_remainder0_1[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.297    11.728 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.805    12.533    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.332    12.865 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.258    14.123    L_reg/D_registers_q_reg[3][8]_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.247 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.832    15.079    L_reg/i__carry_i_15__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.203 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.944    16.147    L_reg/D_registers_q_reg[3][4]_0[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.271 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    16.271    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.821 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.821    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.935 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.935    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.269 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.859    18.127    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X34Y60         LUT5 (Prop_lut5_I4_O)        0.303    18.430 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.821    19.251    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.375 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.997    20.372    L_reg/i__carry_i_17__1_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    20.496 f  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=6, routed)           0.677    21.172    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.296 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.818    22.115    L_reg/i__carry_i_11__4_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I3_O)        0.152    22.267 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    22.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    23.461 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.461    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.575 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.575    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.888 f  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    24.546    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y59         LUT4 (Prop_lut4_I0_O)        0.306    24.852 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.522    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    25.646 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.676    26.322    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.124    26.446 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.708    27.154    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.119    27.273 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.829    28.102    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.332    28.434 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.670    29.104    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.228 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.676    30.904    bseg_driver/ctr/bseg[4]
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.124    31.028 r  bseg_driver/ctr/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.707    33.734    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    37.278 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    37.278    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.592ns  (logic 11.539ns (32.420%)  route 24.053ns (67.580%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.558     1.558    L_reg/clk_out1
    SLICE_X50Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=15, routed)          1.464     3.500    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.298     3.798 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.826     4.625    L_reg/L_1b184063_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.146     4.771 r  L_reg/L_1b184063_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     5.572    L_reg/L_1b184063_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.356     5.928 r  L_reg/L_1b184063_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.953     6.882    L_reg/L_1b184063_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.326     7.208 r  L_reg/L_1b184063_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.614     7.821    L_reg/L_1b184063_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  L_reg/L_1b184063_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     9.017    L_reg/L_1b184063_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  L_reg/L_1b184063_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.691 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.691    bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[2]
                         net (fo=8, routed)           1.501    11.431    L_reg/L_1b184063_remainder0_1[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.297    11.728 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.805    12.533    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.332    12.865 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.258    14.123    L_reg/D_registers_q_reg[3][8]_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.247 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.832    15.079    L_reg/i__carry_i_15__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.203 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.944    16.147    L_reg/D_registers_q_reg[3][4]_0[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.271 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    16.271    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.821 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.821    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.935 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.935    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.269 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.859    18.127    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X34Y60         LUT5 (Prop_lut5_I4_O)        0.303    18.430 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.821    19.251    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.375 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.997    20.372    L_reg/i__carry_i_17__1_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    20.496 f  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=6, routed)           0.677    21.172    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.296 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.818    22.115    L_reg/i__carry_i_11__4_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I3_O)        0.152    22.267 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    22.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    23.461 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.461    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.575 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.575    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.888 f  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    24.546    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y59         LUT4 (Prop_lut4_I0_O)        0.306    24.852 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.522    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    25.646 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.676    26.322    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.124    26.446 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.708    27.154    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.119    27.273 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.829    28.102    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.332    28.434 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.670    29.104    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.228 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.676    30.904    bseg_driver/ctr/bseg[4]
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.153    31.057 r  bseg_driver/ctr/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.352    33.409    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.741    37.150 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    37.150    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.369ns  (logic 11.313ns (31.985%)  route 24.056ns (68.015%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=3 LUT4=7 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.558     1.558    L_reg/clk_out1
    SLICE_X50Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=15, routed)          1.464     3.500    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.298     3.798 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.826     4.625    L_reg/L_1b184063_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.146     4.771 r  L_reg/L_1b184063_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     5.572    L_reg/L_1b184063_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.356     5.928 r  L_reg/L_1b184063_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.953     6.882    L_reg/L_1b184063_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.326     7.208 r  L_reg/L_1b184063_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.614     7.821    L_reg/L_1b184063_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  L_reg/L_1b184063_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     9.017    L_reg/L_1b184063_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  L_reg/L_1b184063_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.691 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.691    bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[2]
                         net (fo=8, routed)           1.501    11.431    L_reg/L_1b184063_remainder0_1[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.297    11.728 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.805    12.533    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.332    12.865 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.258    14.123    L_reg/D_registers_q_reg[3][8]_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.247 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.832    15.079    L_reg/i__carry_i_15__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.203 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.944    16.147    L_reg/D_registers_q_reg[3][4]_0[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.271 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    16.271    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.821 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.821    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.935 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.935    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.269 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.859    18.127    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X34Y60         LUT5 (Prop_lut5_I4_O)        0.303    18.430 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.821    19.251    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.375 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.997    20.372    L_reg/i__carry_i_17__1_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    20.496 f  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=6, routed)           0.677    21.172    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.296 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.818    22.115    L_reg/i__carry_i_11__4_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I3_O)        0.152    22.267 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    22.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    23.461 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.461    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.575 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.575    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.888 f  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    24.546    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y59         LUT4 (Prop_lut4_I0_O)        0.306    24.852 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.522    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    25.646 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.676    26.322    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.124    26.446 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.708    27.154    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.119    27.273 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.829    28.102    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.332    28.434 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.670    29.104    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.228 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.481    30.709    L_reg/D_ctr_q_reg[16]_1
    SLICE_X50Y48         LUT3 (Prop_lut3_I0_O)        0.124    30.833 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.550    33.383    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    36.927 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    36.927    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.354ns  (logic 11.527ns (32.605%)  route 23.827ns (67.395%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.558     1.558    L_reg/clk_out1
    SLICE_X50Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=15, routed)          1.464     3.500    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.298     3.798 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.826     4.625    L_reg/L_1b184063_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.146     4.771 r  L_reg/L_1b184063_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     5.572    L_reg/L_1b184063_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.356     5.928 r  L_reg/L_1b184063_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.953     6.882    L_reg/L_1b184063_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.326     7.208 r  L_reg/L_1b184063_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.614     7.821    L_reg/L_1b184063_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  L_reg/L_1b184063_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     9.017    L_reg/L_1b184063_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  L_reg/L_1b184063_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.691 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.691    bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[2]
                         net (fo=8, routed)           1.501    11.431    L_reg/L_1b184063_remainder0_1[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.297    11.728 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.805    12.533    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.332    12.865 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.258    14.123    L_reg/D_registers_q_reg[3][8]_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.247 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.832    15.079    L_reg/i__carry_i_15__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.203 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.944    16.147    L_reg/D_registers_q_reg[3][4]_0[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.271 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    16.271    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.821 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.821    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.935 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.935    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.269 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.859    18.127    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X34Y60         LUT5 (Prop_lut5_I4_O)        0.303    18.430 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.821    19.251    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.375 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.997    20.372    L_reg/i__carry_i_17__1_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    20.496 f  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=6, routed)           0.677    21.172    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.296 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.818    22.115    L_reg/i__carry_i_11__4_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I3_O)        0.152    22.267 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    22.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    23.461 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.461    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.575 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.575    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.888 f  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    24.546    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y59         LUT4 (Prop_lut4_I0_O)        0.306    24.852 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.522    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    25.646 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.676    26.322    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.124    26.446 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.708    27.154    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.119    27.273 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.829    28.102    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.332    28.434 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.670    29.104    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.228 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.481    30.709    L_reg/D_ctr_q_reg[16]_1
    SLICE_X50Y48         LUT4 (Prop_lut4_I3_O)        0.146    30.855 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.321    33.176    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.736    36.912 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    36.912    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.294ns  (logic 11.555ns (32.740%)  route 23.739ns (67.260%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.558     1.558    L_reg/clk_out1
    SLICE_X50Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=15, routed)          1.464     3.500    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.298     3.798 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.826     4.625    L_reg/L_1b184063_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.146     4.771 r  L_reg/L_1b184063_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     5.572    L_reg/L_1b184063_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.356     5.928 r  L_reg/L_1b184063_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.953     6.882    L_reg/L_1b184063_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.326     7.208 r  L_reg/L_1b184063_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.614     7.821    L_reg/L_1b184063_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  L_reg/L_1b184063_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     9.017    L_reg/L_1b184063_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  L_reg/L_1b184063_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.691 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.691    bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[2]
                         net (fo=8, routed)           1.501    11.431    L_reg/L_1b184063_remainder0_1[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.297    11.728 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.805    12.533    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.332    12.865 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.258    14.123    L_reg/D_registers_q_reg[3][8]_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.247 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.832    15.079    L_reg/i__carry_i_15__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.203 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.944    16.147    L_reg/D_registers_q_reg[3][4]_0[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.271 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    16.271    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.821 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.821    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.935 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.935    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.269 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.859    18.127    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X34Y60         LUT5 (Prop_lut5_I4_O)        0.303    18.430 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.821    19.251    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.375 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.997    20.372    L_reg/i__carry_i_17__1_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    20.496 f  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=6, routed)           0.677    21.172    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.296 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.818    22.115    L_reg/i__carry_i_11__4_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I3_O)        0.152    22.267 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    22.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    23.461 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.461    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.575 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.575    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.888 f  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    24.546    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y59         LUT4 (Prop_lut4_I0_O)        0.306    24.852 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.522    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    25.646 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.676    26.322    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.124    26.446 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.708    27.154    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.119    27.273 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.829    28.102    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.332    28.434 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.670    29.104    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.228 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.269    30.497    bseg_driver/ctr/bseg[4]
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.150    30.647 r  bseg_driver/ctr/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.445    33.092    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.760    36.852 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    36.852    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.140ns  (logic 11.314ns (32.197%)  route 23.826ns (67.803%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.558     1.558    L_reg/clk_out1
    SLICE_X50Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=15, routed)          1.464     3.500    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.298     3.798 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.826     4.625    L_reg/L_1b184063_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.146     4.771 r  L_reg/L_1b184063_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     5.572    L_reg/L_1b184063_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.356     5.928 r  L_reg/L_1b184063_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.953     6.882    L_reg/L_1b184063_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.326     7.208 r  L_reg/L_1b184063_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.614     7.821    L_reg/L_1b184063_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  L_reg/L_1b184063_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     9.017    L_reg/L_1b184063_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  L_reg/L_1b184063_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.691 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.691    bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[2]
                         net (fo=8, routed)           1.501    11.431    L_reg/L_1b184063_remainder0_1[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.297    11.728 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.805    12.533    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.332    12.865 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.258    14.123    L_reg/D_registers_q_reg[3][8]_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.247 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.832    15.079    L_reg/i__carry_i_15__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.203 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.944    16.147    L_reg/D_registers_q_reg[3][4]_0[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.271 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    16.271    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.821 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.821    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.935 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.935    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.269 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.859    18.127    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X34Y60         LUT5 (Prop_lut5_I4_O)        0.303    18.430 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.821    19.251    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.375 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.997    20.372    L_reg/i__carry_i_17__1_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    20.496 f  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=6, routed)           0.677    21.172    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.296 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.818    22.115    L_reg/i__carry_i_11__4_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I3_O)        0.152    22.267 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    22.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    23.461 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.461    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.575 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.575    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.888 f  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    24.546    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y59         LUT4 (Prop_lut4_I0_O)        0.306    24.852 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.522    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    25.646 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.676    26.322    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.124    26.446 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.708    27.154    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.119    27.273 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.829    28.102    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.332    28.434 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.670    29.104    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.228 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.269    30.497    bseg_driver/ctr/bseg[4]
    SLICE_X50Y48         LUT4 (Prop_lut4_I1_O)        0.124    30.621 r  bseg_driver/ctr/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.532    33.153    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    36.698 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    36.698    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.038ns  (logic 11.307ns (32.272%)  route 23.731ns (67.728%))
  Logic Levels:           32  (CARRY4=8 LUT2=1 LUT3=2 LUT4=8 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.558     1.558    L_reg/clk_out1
    SLICE_X50Y58         FDRE                                         r  L_reg/D_registers_q_reg[3][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.478     2.036 f  L_reg/D_registers_q_reg[3][8]/Q
                         net (fo=15, routed)          1.464     3.500    L_reg/D_registers_q_reg[3][9]_0[3]
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.298     3.798 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__1/O
                         net (fo=5, routed)           0.826     4.625    L_reg/L_1b184063_remainder0__0_carry__1_i_9__1_n_0
    SLICE_X42Y60         LUT5 (Prop_lut5_I1_O)        0.146     4.771 r  L_reg/L_1b184063_remainder0__0_carry_i_18__0/O
                         net (fo=1, routed)           0.802     5.572    L_reg/L_1b184063_remainder0__0_carry_i_18__0_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.356     5.928 r  L_reg/L_1b184063_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           0.953     6.882    L_reg/L_1b184063_remainder0__0_carry_i_12__0_n_0
    SLICE_X41Y59         LUT2 (Prop_lut2_I0_O)        0.326     7.208 r  L_reg/L_1b184063_remainder0__0_carry_i_14__0/O
                         net (fo=2, routed)           0.614     7.821    L_reg/L_1b184063_remainder0__0_carry_i_14__0_n_0
    SLICE_X42Y59         LUT6 (Prop_lut6_I5_O)        0.124     7.945 r  L_reg/L_1b184063_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           1.072     9.017    L_reg/L_1b184063_remainder0__0_carry_i_10__0_n_0
    SLICE_X40Y58         LUT4 (Prop_lut4_I0_O)        0.124     9.141 r  L_reg/L_1b184063_remainder0__0_carry_i_6__0/O
                         net (fo=1, routed)           0.000     9.141    bseg_driver/decimal_renderer/i__carry_i_28__2_0[1]
    SLICE_X40Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.691 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.691    bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.930 r  bseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[2]
                         net (fo=8, routed)           1.501    11.431    L_reg/L_1b184063_remainder0_1[6]
    SLICE_X41Y59         LUT3 (Prop_lut3_I2_O)        0.297    11.728 r  L_reg/i__carry__0_i_15__0/O
                         net (fo=4, routed)           0.805    12.533    L_reg/i__carry__0_i_15__0_n_0
    SLICE_X38Y61         LUT6 (Prop_lut6_I2_O)        0.332    12.865 r  L_reg/bseg_OBUF[10]_inst_i_14/O
                         net (fo=6, routed)           1.258    14.123    L_reg/D_registers_q_reg[3][8]_0
    SLICE_X39Y59         LUT5 (Prop_lut5_I4_O)        0.124    14.247 r  L_reg/i__carry_i_15__2/O
                         net (fo=3, routed)           0.832    15.079    L_reg/i__carry_i_15__2_n_0
    SLICE_X38Y58         LUT6 (Prop_lut6_I4_O)        0.124    15.203 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.944    16.147    L_reg/D_registers_q_reg[3][4]_0[0]
    SLICE_X36Y58         LUT5 (Prop_lut5_I0_O)        0.124    16.271 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    16.271    bseg_driver/decimal_renderer/i__carry_i_5__3_0[1]
    SLICE_X36Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.821 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    16.821    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry_n_0
    SLICE_X36Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.935 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.935    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    17.269 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.859    18.127    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2_0[1]
    SLICE_X34Y60         LUT5 (Prop_lut5_I4_O)        0.303    18.430 r  L_reg/i__carry_i_29__1/O
                         net (fo=2, routed)           0.821    19.251    bseg_driver/decimal_renderer/i__carry__0_i_10__1_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    19.375 f  bseg_driver/decimal_renderer/i__carry_i_27__1/O
                         net (fo=4, routed)           0.997    20.372    L_reg/i__carry_i_17__1_0
    SLICE_X33Y57         LUT4 (Prop_lut4_I0_O)        0.124    20.496 f  L_reg/bseg_OBUF[10]_inst_i_16/O
                         net (fo=6, routed)           0.677    21.172    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X33Y57         LUT6 (Prop_lut6_I0_O)        0.124    21.296 f  L_reg/i__carry_i_11__4/O
                         net (fo=3, routed)           0.818    22.115    L_reg/i__carry_i_11__4_n_0
    SLICE_X34Y57         LUT4 (Prop_lut4_I3_O)        0.152    22.267 r  L_reg/i__carry_i_2__0/O
                         net (fo=1, routed)           0.572    22.839    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_21[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.622    23.461 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.461    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.575 r  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.575    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    23.888 f  bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.658    24.546    bseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X34Y59         LUT4 (Prop_lut4_I0_O)        0.306    24.852 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.670    25.522    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X34Y59         LUT5 (Prop_lut5_I4_O)        0.124    25.646 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.676    26.322    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_22_n_0
    SLICE_X34Y58         LUT4 (Prop_lut4_I3_O)        0.124    26.446 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.708    27.154    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_1
    SLICE_X37Y57         LUT4 (Prop_lut4_I3_O)        0.119    27.273 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           0.829    28.102    bseg_driver/decimal_renderer/D_registers_q_reg[3][1]_0
    SLICE_X38Y57         LUT6 (Prop_lut6_I4_O)        0.332    28.434 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.670    29.104    L_reg/bseg_OBUF[1]_inst_i_1
    SLICE_X38Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.228 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.307    30.535    bseg_driver/ctr/bseg[4]
    SLICE_X50Y48         LUT4 (Prop_lut4_I2_O)        0.124    30.659 r  bseg_driver/ctr/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.399    33.058    bseg_OBUF[4]
    M2                   OBUF (Prop_obuf_I_O)         3.538    36.596 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    36.596    bseg[4]
    M2                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.216ns  (logic 11.656ns (34.066%)  route 22.560ns (65.935%))
  Logic Levels:           33  (CARRY4=7 LUT2=3 LUT3=1 LUT4=8 LUT5=8 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X51Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.419     1.978 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=15, routed)          1.217     3.195    L_reg/Q[3]
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.296     3.491 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.128     4.619    L_reg/L_1b184063_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.152     4.771 f  L_reg/L_1b184063_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.465     5.236    L_reg/L_1b184063_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.326     5.562 f  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.879     6.441    L_reg/D_registers_q_reg[2][6]_2
    SLICE_X53Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.593 r  L_reg/L_1b184063_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.876     7.469    L_reg/L_1b184063_remainder0__0_carry_i_9_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.332     7.801 r  L_reg/L_1b184063_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.801    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.334 r  aseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.334    aseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.649 f  aseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.911     9.561    L_reg/L_1b184063_remainder0[7]
    SLICE_X51Y55         LUT5 (Prop_lut5_I2_O)        0.307     9.868 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.993    10.860    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.146    11.006 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.989    11.995    L_reg/i__carry_i_23__0_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.328    12.323 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.897    13.219    L_reg/i__carry_i_13__0_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.343 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.605    13.948    L_reg/i__carry_i_33_n_0
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    14.072 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.825    14.897    L_reg/i__carry_i_16__0_n_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124    15.021 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.968    15.989    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    16.113 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.113    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.645 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.645    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.958 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.065    18.023    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2[3]
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.306    18.329 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.160    18.489    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.613 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.952    19.565    L_reg/i__carry_i_17_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.689 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.428    20.116    L_reg/i__carry__0_i_10_n_0
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.119    20.235 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.656    20.892    L_reg/i__carry_i_17_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I1_O)        0.332    21.224 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.814    22.038    L_reg/i__carry_i_9_n_0
    SLICE_X47Y52         LUT2 (Prop_lut2_I1_O)        0.124    22.162 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.519    22.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X46Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.077 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.077    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.194 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.194    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.509 f  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    24.135    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.307    24.442 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    24.846    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.970 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.645    25.615    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124    25.739 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.679    26.418    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_1
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.152    26.570 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_13/O
                         net (fo=2, routed)           1.197    27.767    aseg_driver/decimal_renderer/D_registers_q_reg[2][1]_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I4_O)        0.332    28.099 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18/O
                         net (fo=1, routed)           0.162    28.261    L_reg/aseg_OBUF[1]_inst_i_1
    SLICE_X48Y51         LUT6 (Prop_lut6_I5_O)        0.124    28.385 r  L_reg/aseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           1.033    29.418    aseg_driver/ctr/aseg[4]
    SLICE_X54Y50         LUT4 (Prop_lut4_I1_O)        0.153    29.571 r  aseg_driver/ctr/aseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.469    32.039    aseg_OBUF[9]
    P3                   OBUF (Prop_obuf_I_O)         3.736    35.775 r  aseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    35.775    aseg[9]
    P3                                                                r  aseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.174ns  (logic 11.278ns (33.001%)  route 22.896ns (66.999%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=2 LUT4=6 LUT5=8 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X51Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.419     1.978 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=15, routed)          1.217     3.195    L_reg/Q[3]
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.296     3.491 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.128     4.619    L_reg/L_1b184063_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.152     4.771 f  L_reg/L_1b184063_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.465     5.236    L_reg/L_1b184063_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.326     5.562 f  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.879     6.441    L_reg/D_registers_q_reg[2][6]_2
    SLICE_X53Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.593 r  L_reg/L_1b184063_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.876     7.469    L_reg/L_1b184063_remainder0__0_carry_i_9_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.332     7.801 r  L_reg/L_1b184063_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.801    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.334 r  aseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.334    aseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.649 f  aseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.911     9.561    L_reg/L_1b184063_remainder0[7]
    SLICE_X51Y55         LUT5 (Prop_lut5_I2_O)        0.307     9.868 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.993    10.860    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.146    11.006 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.989    11.995    L_reg/i__carry_i_23__0_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.328    12.323 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.897    13.219    L_reg/i__carry_i_13__0_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.343 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.605    13.948    L_reg/i__carry_i_33_n_0
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    14.072 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.825    14.897    L_reg/i__carry_i_16__0_n_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124    15.021 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.968    15.989    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    16.113 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.113    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.645 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.645    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.958 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.065    18.023    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2[3]
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.306    18.329 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.160    18.489    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.613 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.952    19.565    L_reg/i__carry_i_17_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.689 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.428    20.116    L_reg/i__carry__0_i_10_n_0
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.119    20.235 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.656    20.892    L_reg/i__carry_i_17_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I1_O)        0.332    21.224 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.814    22.038    L_reg/i__carry_i_9_n_0
    SLICE_X47Y52         LUT2 (Prop_lut2_I1_O)        0.124    22.162 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.519    22.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X46Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.077 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.077    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.194 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.194    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.509 f  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    24.135    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.307    24.442 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    24.846    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.970 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.645    25.615    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124    25.739 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.869    26.608    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I2_O)        0.124    26.732 f  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           1.044    27.775    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.124    27.899 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.254    29.153    L_reg/D_registers_q_reg[2][1]_0
    SLICE_X54Y50         LUT3 (Prop_lut3_I1_O)        0.150    29.303 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.709    32.012    aseg_OBUF[0]
    P5                   OBUF (Prop_obuf_I_O)         3.721    35.733 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    35.733    aseg[0]
    P5                                                                r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.807ns  (logic 11.307ns (33.446%)  route 22.500ns (66.554%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=1 LUT4=7 LUT5=8 LUT6=5 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575     1.575    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.559     1.559    L_reg/clk_out1
    SLICE_X51Y56         FDRE                                         r  L_reg/D_registers_q_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.419     1.978 f  L_reg/D_registers_q_reg[2][8]/Q
                         net (fo=15, routed)          1.217     3.195    L_reg/Q[3]
    SLICE_X51Y55         LUT3 (Prop_lut3_I0_O)        0.296     3.491 r  L_reg/L_1b184063_remainder0__0_carry__1_i_9__0/O
                         net (fo=5, routed)           1.128     4.619    L_reg/L_1b184063_remainder0__0_carry__1_i_9__0_n_0
    SLICE_X53Y53         LUT5 (Prop_lut5_I1_O)        0.152     4.771 f  L_reg/L_1b184063_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.465     5.236    L_reg/L_1b184063_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y53         LUT6 (Prop_lut6_I0_O)        0.326     5.562 f  L_reg/aseg_OBUF[10]_inst_i_15/O
                         net (fo=3, routed)           0.879     6.441    L_reg/D_registers_q_reg[2][6]_2
    SLICE_X53Y52         LUT4 (Prop_lut4_I2_O)        0.152     6.593 r  L_reg/L_1b184063_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.876     7.469    L_reg/L_1b184063_remainder0__0_carry_i_9_n_0
    SLICE_X52Y52         LUT4 (Prop_lut4_I2_O)        0.332     7.801 r  L_reg/L_1b184063_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000     7.801    aseg_driver/decimal_renderer/i__carry_i_28__0_0[1]
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.334 r  aseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.334    aseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.649 f  aseg_driver/decimal_renderer/L_1b184063_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           0.911     9.561    L_reg/L_1b184063_remainder0[7]
    SLICE_X51Y55         LUT5 (Prop_lut5_I2_O)        0.307     9.868 f  L_reg/i__carry_i_20__0/O
                         net (fo=7, routed)           0.993    10.860    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y53         LUT4 (Prop_lut4_I0_O)        0.146    11.006 r  L_reg/i__carry_i_23__0/O
                         net (fo=3, routed)           0.989    11.995    L_reg/i__carry_i_23__0_n_0
    SLICE_X48Y55         LUT5 (Prop_lut5_I4_O)        0.328    12.323 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.897    13.219    L_reg/i__carry_i_13__0_n_0
    SLICE_X50Y52         LUT6 (Prop_lut6_I2_O)        0.124    13.343 f  L_reg/i__carry_i_33/O
                         net (fo=2, routed)           0.605    13.948    L_reg/i__carry_i_33_n_0
    SLICE_X50Y51         LUT2 (Prop_lut2_I1_O)        0.124    14.072 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.825    14.897    L_reg/i__carry_i_16__0_n_0
    SLICE_X50Y52         LUT4 (Prop_lut4_I3_O)        0.124    15.021 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=2, routed)           0.968    15.989    L_reg/D_registers_q_reg[2][8]_1[0]
    SLICE_X49Y54         LUT5 (Prop_lut5_I0_O)        0.124    16.113 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    16.113    aseg_driver/decimal_renderer/i__carry__0_i_9_0[0]
    SLICE_X49Y54         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    16.645 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    16.645    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    16.958 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.065    18.023    L_reg/L_1b184063_remainder0_inferred__1/i__carry__2[3]
    SLICE_X47Y54         LUT5 (Prop_lut5_I0_O)        0.306    18.329 r  L_reg/i__carry_i_29/O
                         net (fo=2, routed)           0.160    18.489    aseg_driver/decimal_renderer/i__carry__0_i_10_0
    SLICE_X47Y54         LUT5 (Prop_lut5_I4_O)        0.124    18.613 f  aseg_driver/decimal_renderer/i__carry_i_27/O
                         net (fo=4, routed)           0.952    19.565    L_reg/i__carry_i_17_0
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.124    19.689 r  L_reg/i__carry__0_i_10/O
                         net (fo=5, routed)           0.428    20.116    L_reg/i__carry__0_i_10_n_0
    SLICE_X45Y52         LUT2 (Prop_lut2_I0_O)        0.119    20.235 f  L_reg/i__carry_i_17/O
                         net (fo=2, routed)           0.656    20.892    L_reg/i__carry_i_17_n_0
    SLICE_X47Y51         LUT5 (Prop_lut5_I1_O)        0.332    21.224 f  L_reg/i__carry_i_9/O
                         net (fo=3, routed)           0.814    22.038    L_reg/i__carry_i_9_n_0
    SLICE_X47Y52         LUT2 (Prop_lut2_I1_O)        0.124    22.162 r  L_reg/i__carry_i_1__0/O
                         net (fo=1, routed)           0.519    22.681    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_21[2]
    SLICE_X46Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    23.077 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    23.077    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.194 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    23.194    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    23.509 r  aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.626    24.135    aseg_driver/decimal_renderer/L_1b184063_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X47Y54         LUT4 (Prop_lut4_I0_O)        0.307    24.442 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.404    24.846    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X47Y53         LUT5 (Prop_lut5_I4_O)        0.124    24.970 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22/O
                         net (fo=1, routed)           0.645    25.615    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_22_n_0
    SLICE_X47Y52         LUT4 (Prop_lut4_I3_O)        0.124    25.739 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_10/O
                         net (fo=3, routed)           0.869    26.608    L_reg/aseg_OBUF[10]_inst_i_2_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I2_O)        0.124    26.732 r  L_reg/aseg_OBUF[10]_inst_i_8/O
                         net (fo=1, routed)           1.044    27.775    L_reg/aseg_OBUF[10]_inst_i_8_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I4_O)        0.124    27.899 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.244    29.143    aseg_driver/ctr/aseg[4]_0
    SLICE_X54Y50         LUT4 (Prop_lut4_I2_O)        0.152    29.295 r  aseg_driver/ctr/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.323    31.618    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.748    35.366 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    35.366    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.753ns  (logic 1.363ns (77.766%)  route 0.390ns (22.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.589     0.589    slowclk
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.141     0.730 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.390     1.119    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     2.342 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.342    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.405ns (79.042%)  route 0.373ns (20.958%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.589     0.589    slowclk
    SLICE_X65Y63         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDRE (Prop_fdre_C_Q)         0.128     0.717 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.373     1.089    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.277     2.366 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.366    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.390ns (76.431%)  route 0.429ns (23.569%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.589     0.589    slowclk
    SLICE_X64Y63         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.164     0.753 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.429     1.181    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     2.407 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.407    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.428ns (77.735%)  route 0.409ns (22.265%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.589     0.589    slowclk
    SLICE_X64Y63         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y63         FDRE (Prop_fdre_C_Q)         0.148     0.737 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.409     1.146    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.280     2.425 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.425    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.853ns  (logic 1.396ns (75.345%)  route 0.457ns (24.655%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.591     0.591    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDPE (Prop_fdpe_C_Q)         0.164     0.755 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.457     1.212    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     2.444 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.444    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_704764827[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.957ns  (logic 1.489ns (76.049%)  route 0.469ns (23.951%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    forLoop_idx_0_704764827[0].cond_butt_sel_desel/clk_out1
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     0.757 r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.072     0.829    forLoop_idx_0_704764827[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X65Y55         LUT6 (Prop_lut6_I5_O)        0.045     0.874 r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.926    forLoop_idx_0_704764827[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_3_n_0
    SLICE_X65Y55         LUT4 (Prop_lut4_I3_O)        0.045     0.971 r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=11, routed)          0.345     1.316    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     2.550 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.550    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_704764827[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.460ns (73.938%)  route 0.515ns (26.062%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.593     0.593    forLoop_idx_0_704764827[1].cond_butt_sel_desel/clk_out1
    SLICE_X62Y53         FDRE                                         r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     0.734 r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.075     0.809    forLoop_idx_0_704764827[1].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X63Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.854 r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.052     0.906    forLoop_idx_0_704764827[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_3_n_0
    SLICE_X63Y53         LUT4 (Prop_lut4_I3_O)        0.045     0.951 r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=4, routed)           0.388     1.338    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     2.568 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.568    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.205ns  (logic 1.392ns (63.109%)  route 0.814ns (36.891%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.559     0.559    display/clk_out1
    SLICE_X42Y61         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.814     1.536    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     2.764 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.764    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.409ns (63.567%)  route 0.807ns (36.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.559     0.559    display/clk_out1
    SLICE_X42Y60         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y60         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.807     1.530    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     2.775 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.775    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mattop[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.217ns  (logic 1.373ns (61.930%)  route 0.844ns (38.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.559     0.559    display/clk_out1
    SLICE_X39Y61         FDRE                                         r  display/D_rgb_data_0_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y61         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  display/D_rgb_data_0_q_reg[0]/Q
                         net (fo=1, routed)           0.844     1.544    mattop_OBUF[0]
    H4                   OBUF (Prop_obuf_I_O)         1.232     2.776 r  mattop_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.776    mattop[0]
    H4                                                                r  mattop[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_10
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 fall edge)
                                                     10.000    10.000 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    10.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.575    11.575    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     8.243 f  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     9.904    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    10.000 f  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           1.575    11.575    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_10'  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.549     0.549    slowclk_gen/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  slowclk_gen/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    slowclk_gen/inst/clkfbout_clk_10
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  slowclk_gen/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    slowclk_gen/inst/clkfbout_buf_clk_10
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  slowclk_gen/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_10

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.628ns (38.244%)  route 2.629ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.090     3.594    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.718 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.256    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.628ns (38.244%)  route 2.629ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.090     3.594    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.718 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.256    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.628ns (38.244%)  route 2.629ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.090     3.594    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.718 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.256    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.628ns (38.244%)  route 2.629ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.090     3.594    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.718 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.256    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.256ns  (logic 1.628ns (38.244%)  route 2.629ns (61.756%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.507ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.507ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.090     3.594    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.124     3.718 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.538     4.256    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.507     1.507    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_528913713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.920ns  (logic 1.625ns (41.444%)  route 2.296ns (58.556%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.296     3.796    forLoop_idx_0_528913713[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.124     3.920 r  forLoop_idx_0_528913713[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.920    forLoop_idx_0_528913713[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_528913713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.500     1.500    forLoop_idx_0_528913713[0].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_528913713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.493ns  (logic 1.617ns (46.300%)  route 1.876ns (53.700%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.497ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.876     3.369    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y71         LUT1 (Prop_lut1_I0_O)        0.124     3.493 r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.493    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.497     1.497    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.462ns  (logic 1.615ns (46.645%)  route 1.847ns (53.355%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.847     3.338    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.462 r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     3.462    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.492     1.492    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.303ns  (logic 1.619ns (49.000%)  route 1.685ns (51.000%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.492ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.685     3.179    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.124     3.303 r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     3.303    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.492     1.492    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.236ns  (logic 1.618ns (50.012%)  route 1.618ns (49.988%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.281ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.290ns
    Phase Error              (PE):    0.134ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.618     3.112    forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.236 r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     3.236    forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.457     1.457    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         1.508     1.508    forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.906ns  (logic 0.300ns (33.072%)  route 0.606ns (66.928%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.606     0.861    forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y57         LUT1 (Prop_lut1_I0_O)        0.045     0.906 r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     0.906    forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/clk_out1
    SLICE_X65Y57         FDRE                                         r  forLoop_idx_0_704764827[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.914ns  (logic 0.311ns (34.029%)  route 0.603ns (65.971%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.869    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y67         LUT1 (Prop_lut1_I0_O)        0.045     0.914 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     0.914    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X64Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.855     0.855    cond_butt_next_play/sync/clk_out1
    SLICE_X64Y67         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.919ns  (logic 0.307ns (33.424%)  route 0.612ns (66.576%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.612     0.874    forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X62Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.919 r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.919    forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.862     0.862    forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/clk_out1
    SLICE_X62Y58         FDRE                                         r  forLoop_idx_0_704764827[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.964ns  (logic 0.307ns (31.880%)  route 0.657ns (68.120%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.657     0.919    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.045     0.964 r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     0.964    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    forLoop_idx_0_528913713[2].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.024ns  (logic 0.304ns (29.657%)  route 0.720ns (70.343%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.847ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.720     0.979    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y75         LUT1 (Prop_lut1_I0_O)        0.045     1.024 r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.024    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.847     0.847    forLoop_idx_0_528913713[1].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y75         FDRE                                         r  forLoop_idx_0_528913713[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.055ns  (logic 0.306ns (29.013%)  route 0.749ns (70.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.852ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.749     1.010    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X64Y71         LUT1 (Prop_lut1_I0_O)        0.045     1.055 r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.055    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.851     0.851    forLoop_idx_0_528913713[3].cond_butt_dirs/sync/clk_out1
    SLICE_X64Y71         FDRE                                         r  forLoop_idx_0_528913713[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_528913713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.237ns  (logic 0.313ns (25.335%)  route 0.924ns (74.665%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.854ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.924     1.192    forLoop_idx_0_528913713[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X60Y67         LUT1 (Prop_lut1_I0_O)        0.045     1.237 r  forLoop_idx_0_528913713[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.237    forLoop_idx_0_528913713[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_528913713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.854     0.854    forLoop_idx_0_528913713[0].cond_butt_dirs/sync/clk_out1
    SLICE_X60Y67         FDRE                                         r  forLoop_idx_0_528913713[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.316ns (23.595%)  route 1.025ns (76.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.841     1.113    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.158 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.341    reset_cond/M_reset_cond_in
    SLICE_X65Y60         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.861     0.861    reset_cond/clk_out1
    SLICE_X65Y60         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.316ns (23.595%)  route 1.025ns (76.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.841     1.113    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.158 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.341    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.861     0.861    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_out1_clk_10  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.341ns  (logic 0.316ns (23.595%)  route 1.025ns (76.405%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        0.862ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.862ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.841     1.113    reset_cond/butt_reset_IBUF
    SLICE_X64Y60         LUT1 (Prop_lut1_I0_O)        0.045     1.158 f  reset_cond/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.183     1.341    reset_cond/M_reset_cond_in
    SLICE_X64Y60         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_10 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.817     0.817    slowclk_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  slowclk_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    slowclk_gen/inst/clk_out1_clk_10
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.000 r  slowclk_gen/inst/clkout1_buf/O
                         net (fo=364, routed)         0.861     0.861    reset_cond/clk_out1
    SLICE_X64Y60         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





