{
  "module_name": "mmio.h",
  "hash_id": "e3708aa2b62df3141714104ec96b0dab659281346e14cc358f7629cf75ae9e9c",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/i915/gvt/mmio.h",
  "human_readable_source": " \n\n#ifndef _GVT_MMIO_H_\n#define _GVT_MMIO_H_\n\n#include <linux/types.h>\n\nstruct intel_gvt;\nstruct intel_vgpu;\n\n#define D_BDW   (1 << 0)\n#define D_SKL\t(1 << 1)\n#define D_KBL\t(1 << 2)\n#define D_BXT\t(1 << 3)\n#define D_CFL\t(1 << 4)\n\n#define D_GEN9PLUS\t(D_SKL | D_KBL | D_BXT | D_CFL)\n#define D_GEN8PLUS\t(D_BDW | D_SKL | D_KBL | D_BXT | D_CFL)\n\n#define D_SKL_PLUS\t(D_SKL | D_KBL | D_BXT | D_CFL)\n#define D_BDW_PLUS\t(D_BDW | D_SKL | D_KBL | D_BXT | D_CFL)\n\n#define D_PRE_SKL\t(D_BDW)\n#define D_ALL\t\t(D_BDW | D_SKL | D_KBL | D_BXT | D_CFL)\n\ntypedef int (*gvt_mmio_func)(struct intel_vgpu *, unsigned int, void *,\n\t\t\t     unsigned int);\n\nstruct intel_gvt_mmio_info {\n\tu32 offset;\n\tu64 ro_mask;\n\tu32 device;\n\tgvt_mmio_func read;\n\tgvt_mmio_func write;\n\tu32 addr_range;\n\tstruct hlist_node node;\n};\n\nconst struct intel_engine_cs *\nintel_gvt_render_mmio_to_engine(struct intel_gvt *gvt, unsigned int reg);\nunsigned long intel_gvt_get_device_type(struct intel_gvt *gvt);\n\nint intel_gvt_setup_mmio_info(struct intel_gvt *gvt);\nvoid intel_gvt_clean_mmio_info(struct intel_gvt *gvt);\nint intel_gvt_for_each_tracked_mmio(struct intel_gvt *gvt,\n\tint (*handler)(struct intel_gvt *gvt, u32 offset, void *data),\n\tvoid *data);\n\nstruct intel_gvt_mmio_info *intel_gvt_find_mmio_info(struct intel_gvt *gvt,\n\t\t\t\t\t\t  unsigned int offset);\n\nint intel_vgpu_init_mmio(struct intel_vgpu *vgpu);\nvoid intel_vgpu_reset_mmio(struct intel_vgpu *vgpu, bool dmlr);\nvoid intel_vgpu_clean_mmio(struct intel_vgpu *vgpu);\n\nint intel_vgpu_gpa_to_mmio_offset(struct intel_vgpu *vgpu, u64 gpa);\n\nint intel_vgpu_emulate_mmio_read(struct intel_vgpu *vgpu, u64 pa,\n\t\t\t\tvoid *p_data, unsigned int bytes);\nint intel_vgpu_emulate_mmio_write(struct intel_vgpu *vgpu, u64 pa,\n\t\t\t\tvoid *p_data, unsigned int bytes);\n\nint intel_vgpu_default_mmio_read(struct intel_vgpu *vgpu, unsigned int offset,\n\t\t\t\t void *p_data, unsigned int bytes);\nint intel_vgpu_default_mmio_write(struct intel_vgpu *vgpu, unsigned int offset,\n\t\t\t\t  void *p_data, unsigned int bytes);\n\nbool intel_gvt_in_force_nonpriv_whitelist(struct intel_gvt *gvt,\n\t\t\t\t\t  unsigned int offset);\n\nint intel_vgpu_mmio_reg_rw(struct intel_vgpu *vgpu, unsigned int offset,\n\t\t\t   void *pdata, unsigned int bytes, bool is_read);\n\nint intel_vgpu_mask_mmio_write(struct intel_vgpu *vgpu, unsigned int offset,\n\t\t\t\t  void *p_data, unsigned int bytes);\n\nvoid intel_gvt_restore_fence(struct intel_gvt *gvt);\nvoid intel_gvt_restore_mmio(struct intel_gvt *gvt);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}