/******************************************************
 * Architecture Module header file.                   *
 * This file is automatically generated by ArchC      *
 * WITHOUT WARRANTY OF ANY KIND, either express       *
 * or implied.                                        *
 * For more information on ArchC, please visit:       *
 * http://www.archc.org                               *
 *                                                    *
 * The ArchC Team                                     *
 * Computer Systems Laboratory (LSC)                  *
 * IC-UNICAMP                                         *
 * http://www.lsc.ic.unicamp.br                       *
 ******************************************************/
 

#ifndef  _MIPS_H
#define  _MIPS_H

#include "mips_parms.H"
#include "systemc.h"
#include "ac_module.H"
#include "ac_utils.H"
#include "ac_hltrace.H"
#include "mips_arch.H"
#include "mips_isa.H"
#include "mips_syscall.H"


class mips: public ac_module, public mips_arch {
private:
  typedef struct {
    uint8_t op;
    uint8_t rs;
    uint8_t rt;
    uint8_t rd;
    uint8_t shamt;
    uint8_t func;
  } T_Type_R;

  typedef struct {
    uint8_t op;
    uint8_t rs;
    uint8_t rt;
    int16_t imm;
  } T_Type_I;

  typedef struct {
    uint8_t op;
    uint32_t addr;
  } T_Type_J;

  typedef struct {
    uint8_t op;
    uint32_t code;
    uint8_t func;
  } T_Type_S;

  typedef struct {
    bool valid;
    void* end_rot;
    unsigned id;
    union {
      T_Type_R F_Type_R;
      T_Type_I F_Type_I;
      T_Type_J F_Type_J;
      T_Type_S F_Type_S;
    };
  } DecCacheItem ;

  sc_time time_1cycle;
  sc_time time_4cycle;

public:

  bool has_delayed_load;
  char* delayed_load_program;
  mips_parms::mips_isa ISA;
  //!Address of Interpretation Routines.
  void** IntRoutine;

  DecCacheItem* DEC_CACHE;
  DecCacheItem* instr_dec;
  bool start_up;

  //!Dispatch Method.
  inline __attribute__((always_inline)) void* dispatch();

  //!Behavior execution method.
  void behavior();

  SC_HAS_PROCESS( mips );

  sc_event wake;

  //!Constructor.
  mips( sc_module_name name_ ): ac_module(name_), mips_arch(), ISA(*this) {
    SC_THREAD( behavior );
    sensitive << wake;
    has_delayed_load = false; 
    start_up=1;
    id.write(globalId++);
    set_proc_freq(1000/module_period_ns);
  }

  void init_dec_cache() {
    DEC_CACHE = (DecCacheItem*) calloc(sizeof(DecCacheItem), (dec_cache_size));
  }

  void set_proc_freq(unsigned int proc_freq);

  unsigned get_ac_pc();

  void set_ac_pc( unsigned int value );

  virtual void PrintStat();

  void init(int ac, char* av[]);

  void init();

  void set_prog_args();

  void load(char* program);

  void delayed_load(char* program);

  void stop(int status = 0);

  virtual ~mips() {};

};
#endif  //_MIPS_H

