// Seed: 35346798
module module_0 (
    input  tri0 id_0,
    input  tri  id_1,
    output wand id_2,
    input  wire id_3,
    output tri  id_4
);
  assign id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_2 = 32'd5,
    parameter id_4 = 32'd79,
    parameter id_5 = 32'd42
) (
    output wire id_0,
    output wire id_1,
    input supply0 _id_2,
    input tri id_3,
    input tri1 _id_4,
    input wor _id_5,
    output wand id_6,
    output logic id_7,
    output supply0 id_8,
    input uwire id_9,
    input wire id_10,
    input tri0 id_11
);
  assign id_8 = 1 - 1;
  assign id_1 = id_5;
  supply0 id_13;
  localparam id_14 = 1;
  logic [id_2 : -1] id_15;
  ;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8,
      id_3,
      id_6
  );
  assign modCall_1.id_2 = 0;
  id_16 :
  assert property (@(posedge 1) 1)
  else
    @(1 or posedge -1)
      @(-1'b0) begin : LABEL_0
        id_7 <= -1'd0;
      end
  assign id_13 = -1'b0;
  wire [id_5 : id_4] id_17;
  wor id_18 = -1;
  wire id_19;
endmodule
