

================================================================
== Vitis HLS Report for 'node5'
================================================================
* Date:           Wed Sep 25 12:53:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.697 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  4194317|  4194317|  13.967 ms|  13.967 ms|  4194317|  4194317|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- loop11_loop12_loop13  |  4194315|  4194315|        16|          4|          1|  1048576|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      419|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     3|      386|      416|    -|
|Memory               |       80|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      235|    -|
|Register             |        -|     -|      696|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       80|     3|     1082|     1230|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        5|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module            | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_5_no_dsp_1_U64   |fadd_32ns_32ns_32_5_no_dsp_1   |        0|   0|  243|  338|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U65  |fmul_32ns_32ns_32_4_max_dsp_1  |        0|   3|  143|   78|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+
    |Total                              |                               |        0|   3|  386|  416|    0|
    +-----------------------------------+-------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    | Memory|           Module          | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |v58_U  |node14_v155_RAM_AUTO_1R1W  |        0|  0|   0|    1|   4096|   32|     1|       131072|
    |v57_U  |node14_v156_RAM_AUTO_1R1W  |       64|  0|   0|    0|  32768|   32|     1|      1048576|
    |v56_U  |node14_v157_RAM_AUTO_1R1W  |       16|  0|   0|    0|   8192|   32|     1|       262144|
    +-------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total  |                           |       80|  0|   0|    1|  45056|   96|     3|      1441792|
    +-------+---------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln141_1_fu_224_p2              |         +|   0|  0|  28|          21|           1|
    |add_ln141_fu_239_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln142_1_fu_321_p2              |         +|   0|  0|  24|          17|           1|
    |add_ln142_fu_295_p2                |         +|   0|  0|  16|           9|           1|
    |add_ln143_fu_403_p2                |         +|   0|  0|  15|           8|           1|
    |add_ln148_fu_455_p2                |         +|   0|  0|  19|          12|          12|
    |add_ln153_fu_381_p2                |         +|   0|  0|  22|          15|          15|
    |empty_8_fu_441_p2                  |         +|   0|  0|  20|          13|          13|
    |and_ln141_fu_277_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage2_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage3_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage3_iter3  |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage2_iter0   |       and|   0|  0|   2|           1|           1|
    |ap_condition_303                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_592                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_602                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_606                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op77_read_state2      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op88_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp16_fu_315_p2                    |      icmp|   0|  0|  13|           6|           1|
    |cmp9_fu_368_p2                     |      icmp|   0|  0|  16|           9|           1|
    |icmp_ln141_fu_218_p2               |      icmp|   0|  0|  29|          21|          22|
    |icmp_ln142_fu_245_p2               |      icmp|   0|  0|  24|          17|          16|
    |icmp_ln143_1_fu_409_p2             |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln143_fu_271_p2               |      icmp|   0|  0|  16|           8|           9|
    |icmp_ln156_fu_470_p2               |      icmp|   0|  0|  15|           8|           1|
    |icmp_ln163_fu_397_p2               |      icmp|   0|  0|  14|           7|           2|
    |ap_block_pp0_stage0_11001          |        or|   0|  0|   2|           1|           1|
    |or_ln141_fu_259_p2                 |        or|   0|  0|   2|           1|           1|
    |or_ln142_1_fu_350_p2               |        or|   0|  0|   2|           1|           1|
    |or_ln142_fu_301_p2                 |        or|   0|  0|   2|           1|           1|
    |grp_fu_179_p0                      |    select|   0|  0|  32|           1|           1|
    |select_ln141_1_fu_283_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln141_fu_251_p3             |    select|   0|  0|   9|           1|           1|
    |select_ln142_1_fu_307_p3           |    select|   0|  0|   9|           1|           9|
    |select_ln142_2_fu_327_p3           |    select|   0|  0|  17|           1|           1|
    |select_ln142_fu_354_p3             |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |xor_ln141_fu_265_p2                |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 419|         210|         146|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten14_load  |   9|          2|   21|         42|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   17|         34|
    |ap_sig_allocacmp_p_load                 |  14|          3|   32|         96|
    |ap_sig_allocacmp_v59_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_v60_load               |   9|          2|    9|         18|
    |ap_sig_allocacmp_v61_load               |   9|          2|    8|         16|
    |empty_fu_98                             |   9|          2|   32|         64|
    |indvar_flatten14_fu_94                  |   9|          2|   21|         42|
    |indvar_flatten_fu_86                    |   9|          2|   17|         34|
    |v224_blk_n                              |   9|          2|    1|          2|
    |v225_blk_n                              |   9|          2|    1|          2|
    |v226_blk_n                              |   9|          2|    1|          2|
    |v56_address0                            |  14|          3|   13|         39|
    |v57_address0                            |  14|          3|   15|         45|
    |v58_address0                            |  14|          3|   12|         36|
    |v59_fu_90                               |   9|          2|    6|         12|
    |v60_fu_82                               |   9|          2|    9|         18|
    |v61_fu_78                               |   9|          2|    8|         16|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 235|         51|  233|        541|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |and_ln141_reg_555                 |   1|   0|    1|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |cmp16_reg_578                     |   1|   0|    1|          0|
    |cmp9_reg_588                      |   1|   0|    1|          0|
    |empty_fu_98                       |  32|   0|   32|          0|
    |icmp_ln141_reg_541                |   1|   0|    1|          0|
    |icmp_ln142_reg_550                |   1|   0|    1|          0|
    |icmp_ln143_1_reg_601              |   1|   0|    1|          0|
    |icmp_ln156_reg_625                |   1|   0|    1|          0|
    |icmp_ln156_reg_625_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln163_reg_597                |   1|   0|    1|          0|
    |indvar_flatten14_fu_94            |  21|   0|   21|          0|
    |indvar_flatten_fu_86              |  17|   0|   17|          0|
    |or_ln142_reg_566                  |   1|   0|    1|          0|
    |select_ln142_1_reg_570            |   9|   0|    9|          0|
    |select_ln142_reg_582              |   8|   0|    8|          0|
    |trunc_ln142_reg_560               |   5|   0|    5|          0|
    |v226_read_reg_605                 |  32|   0|   32|          0|
    |v56_addr_reg_610                  |  13|   0|   13|          0|
    |v56_load_reg_635                  |  32|   0|   32|          0|
    |v57_addr_reg_592                  |  15|   0|   15|          0|
    |v58_addr_reg_615                  |  12|   0|   12|          0|
    |v59_fu_90                         |   6|   0|    6|          0|
    |v60_fu_82                         |   9|   0|    9|          0|
    |v61_fu_78                         |   8|   0|    8|          0|
    |v61_load_reg_545                  |   8|   0|    8|          0|
    |v63_reg_630                       |  32|   0|   32|          0|
    |v65_reg_620                       |  32|   0|   32|          0|
    |v67_reg_640                       |  32|   0|   32|          0|
    |v68_reg_650                       |  32|   0|   32|          0|
    |icmp_ln141_reg_541                |  64|  32|    1|          0|
    |icmp_ln143_1_reg_601              |  64|  32|    1|          0|
    |icmp_ln163_reg_597                |  64|  32|    1|          0|
    |or_ln142_reg_566                  |  64|  32|    1|          0|
    |v56_addr_reg_610                  |  64|  32|   13|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 696| 160|  393|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node5|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node5|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node5|  return value|
|v224_din             |  out|   32|     ap_fifo|          v224|       pointer|
|v224_num_data_valid  |   in|   14|     ap_fifo|          v224|       pointer|
|v224_fifo_cap        |   in|   14|     ap_fifo|          v224|       pointer|
|v224_full_n          |   in|    1|     ap_fifo|          v224|       pointer|
|v224_write           |  out|    1|     ap_fifo|          v224|       pointer|
|v225_dout            |   in|   32|     ap_fifo|          v225|       pointer|
|v225_num_data_valid  |   in|   16|     ap_fifo|          v225|       pointer|
|v225_fifo_cap        |   in|   16|     ap_fifo|          v225|       pointer|
|v225_empty_n         |   in|    1|     ap_fifo|          v225|       pointer|
|v225_read            |  out|    1|     ap_fifo|          v225|       pointer|
|v226_dout            |   in|   32|     ap_fifo|          v226|       pointer|
|v226_num_data_valid  |   in|   13|     ap_fifo|          v226|       pointer|
|v226_fifo_cap        |   in|   13|     ap_fifo|          v226|       pointer|
|v226_empty_n         |   in|    1|     ap_fifo|          v226|       pointer|
|v226_read            |  out|    1|     ap_fifo|          v226|       pointer|
+---------------------+-----+-----+------------+--------------+--------------+

