// Seed: 1801188105
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  output id_1;
  logic id_3;
  always @(posedge id_2) begin
    id_2 <= 1;
  end
  logic id_4;
  assign id_4 = 1;
  assign id_1[1] = 1'b0;
  logic id_5;
  logic id_6 = id_3 - 1'b0 % 1;
  logic id_7;
  always @(1) begin
    id_6 = (id_7);
  end
endmodule
