5 13 101 5 *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (generate10.vcd) 2 -o (generate10.cdd) 2 -v (generate10.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 generate10.v 1 29 1
2 1 9 d0011 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 6 1070009 1 0 0 0 1 17 0 1 0 1 1 0
1 b 2 7 1070009 1 0 0 0 1 17 0 1 0 0 0 0
1 c 3 8 1070009 1 0 0 0 1 17 0 1 0 0 0 0
4 1 1 0 0
3 1 main.$u0 "main.$u0" 0 generate10.v 0 17 1
2 2 10 110014 1 0 21004 0 0 1 16 0 0
2 3 10 d000d 0 1 1410 0 0 1 1 a
2 4 10 d0014 1 37 16 2 3
2 5 11 110014 1 0 21008 0 0 1 16 1 0
2 6 11 d000d 0 1 1410 0 0 1 1 b
2 7 11 d0014 1 37 1a 5 6
2 8 12 110014 1 0 21004 0 0 1 16 0 0
2 9 12 d000d 0 1 1410 0 0 1 1 c
2 10 12 d0014 1 37 16 8 9
2 11 13 e000f 1 0 1008 0 0 32 48 a 0
2 12 13 d000f 2 2c 900a 11 0 32 18 0 ffffffff 0 0 0 0
2 13 14 150015 1 1 1004 0 0 1 1 c
2 14 14 110011 1 1 1008 0 0 1 1 b
2 15 14 110015 1 9 1108 13 14 1 18 0 1 1 0 0 0
2 16 14 d000d 0 1 1410 0 0 1 1 a
2 17 14 d0015 1 37 1a 15 16
2 18 15 e000f 1 0 1008 0 0 32 48 a 0
2 19 15 d000f 2 2c 900a 18 0 32 18 0 ffffffff 0 0 0 0
2 20 16 150015 1 1 1004 0 0 1 1 c
2 21 16 110011 1 1 1008 0 0 1 1 b
2 22 16 110015 1 8 1104 20 21 1 18 0 1 0 1 0 0
2 23 16 d000d 0 1 1410 0 0 1 1 a
2 24 16 d0015 1 37 16 22 23
4 24 0 0 0
4 19 0 24 0
4 17 0 19 19
4 12 0 17 0
4 10 0 12 12
4 7 0 10 10
4 4 11 7 7
3 1 main.$u1 "main.$u1" 0 generate10.v 0 25 1
