List of CLB Tiles
CLEL_L_X65Y104
CLEL_R_X65Y104
CLE_M_X66Y103
CLEL_R_X66Y103
CLEL_L_X57Y124
CLEL_R_X57Y124
CLEL_L_X78Y29
CLEL_R_X78Y29
CLEL_L_X64Y5
CLEL_R_X64Y5
CLE_M_X56Y109
CLEL_R_X56Y109
CLEL_L_X83Y8
CLEL_R_X83Y8
CLEL_L_X83Y9
CLEL_R_X83Y9
CLEL_L_X78Y31
CLEL_R_X78Y31
CLE_M_X66Y2
CLEL_R_X66Y2

List of Congested Nets
u_ddr4_0/inst/u_io_addr_sync/SYNC[8].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[6].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[4].sync_reg[1]
u_ddr4_0/inst/u_io_addr_sync/SYNC[17].sync_reg[1]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/cmp_byte_reg_n_0_[1]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_restart_nn1_reg[16]_0[1]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1_reg[1]_42[4]
EP/xdma_app_i/sender_state_reg[2]
EP/xdma_app_i/sender_state_reg[1]
EP/xdma_app_i/sender_state_reg[0]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_rch_dsc_adr_nn1_reg[0]_35[5]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1[1][9]_i_6_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_dsc_crd_upd_vld_nn1
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_dsc_crd_upd_chn_nn1
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1_reg[1]_42[6]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_dsc_crd_nn1_reg[1]_42[5]
EP/xdma_0_i/inst/udma_wrapper/dma_top/base/CFG_INST/pclk_reg_adr_reg[2]_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/pclk_reg_adr_reg[12]_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_din_reg[31]_0[2]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_din_reg[31]_0[1]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_din_reg[2]_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_din_reg[1]_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_din_reg[9]_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0_i_6_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0_i_4_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0_i_5_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0_i_7_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0_i_8_n_0
EP/xdma_app_i/send_data_r_reg_n_0_[18]
EP/xdma_app_i/data4[18]
EP/xdma_app_i/data7[18]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/chn_rrq_adr_nn1[1][37]_i_2_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/dsc_eng.DSC/reg_wch_dsc_adr_nn1_reg[0]_37[37]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_tlp_tag[0][2]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_tlp_tag[0][1]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/rreq_tlp_tag[0][0]
EP/xdma_app_i/data4[57]
EP/xdma_app_i/data5[57]
EP/xdma_app_i/data6[57]
EP/xdma_app_i/sender_state_reg[1]_repN_4
EP/xdma_app_i/data4[58]
EP/xdma_app_i/data4[15]
EP/xdma_app_i/data5[15]
EP/xdma_app_i/data7[4]
EP/xdma_app_i/send_data_r_reg_n_0_[4]
EP/xdma_app_i/data1[15]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_4_n_0
EP/xdma_app_i/data2[57]
EP/xdma_app_i/data5[1]
EP/xdma_app_i/data2[1]
EP/xdma_app_i/data7[1]
EP/xdma_app_i/data3[58]
EP/xdma_app_i/data6[58]
EP/xdma_app_i/data5[58]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0_i_22_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rcp_dat_100_reg[35]_srl2_i_3_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_c2h[0].dma_axist_slv/rcp_dat_100_reg[35]_srl2_i_2_n_0
EP/xdma_app_i/data2[59]
EP/xdma_app_i/data3[59]
EP/xdma_app_i/data7[6]
EP/xdma_app_i/data4[6]
EP/xdma_app_i/send_data_r_reg_n_0_[59]
EP/xdma_app_i/data7[59]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_6_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/tag_did_conti_val_reg_0_63_0_0_i_20_n_0
EP/xdma_app_i/data7[47]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_14_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rc/rclp_mem_addr[5]_i_15_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_din_reg[31]_0[6]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr[7]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_din_reg[31]_0[5]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_din_reg[31]_0[10]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/WR/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_din_reg[31]_0[13]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__3_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_cdc_wbk_adr_nn1[63]_i_2__0_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__1_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[2]_rep__0_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[7]_rep__0_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_cdc_wbk_adr_nn1[63]_i_2_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/reg_cdc_wbk_adr_nn1_reg[63]_1[45]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.vul_dma/RD/gen_rdwr_loop[0].gen_rdwr_eng.RDWR_INST/pclk_reg_adr_reg[3]_rep__0_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/reqdtlpSm512_cs_reg[0]_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/RdPtr[0]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wpl_hdr_vld_ff
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/empty_ff_reg_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_ld_500
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/RQ_FIFO/empty_ff_reg_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_wr_cnt_nn1_reg_n_0_[0]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_wr_cnt_nn1_reg[2]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/wtlp_hdr_wr_cnt_nn1_reg[3]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_pcie_req/dma_pcie_rq/WTLP_HDR_FIFO/RdPtr[1]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/tlpbytecntVal_ff[12]_i_2_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenMid_ff_reg_n_0_[5]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff[2]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenLast_1_ff[4]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff[4]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[2]_i_3_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff[5]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff[8]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff_reg[5]_i_2_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff_reg[7]_i_3_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[0]_i_3_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff[1]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff[0]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenLast_1_ff[0]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/cplLenFirst_1_ff[3]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff_reg[1]_i_2_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[2]_i_4_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/m_axis_cc_tkeep_d_ff[3]_i_10_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[6]_i_6_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[2]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[3]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[1]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[7]_i_2_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[6]
EP/xdma_0_i/inst/udma_wrapper/dma_top/axi4mm_bridge_top_inst/axi4mm_axi_mm_master_top_inst/axi4mm_axi_str_masterbr_rdtlp_inst/beatrem_ff[5]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[455]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[135]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[199]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[99]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[102]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_dq_cmp_lrdimm[35]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[101]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/wpl_rd
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[229]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[165]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/mcal_DQIn_r_reg_n_0_[421]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data6[37]
u_ddr4_0/inst/u_ddr_cal_top/u_ddr_cal/u_ddr_cal_addr_decode/data5[37]
u_ddr4_0/inst/u_io_addr_sync/cal_CS_B[7]_i_19_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[0]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[1]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[3]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[6]
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100[8]_i_2_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/axi_rem_100_reg[7]
u_ddr4_0/inst/u_io_addr_sync/cal_CS_B[7]_i_13_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_CS_B[7]_i_14_n_0
u_ddr4_0/inst/u_io_addr_sync/cal_CS_B[7]_i_16_n_0
EP/xdma_0_i/inst/udma_wrapper/dma_top/dma_enable.axist.dma_axist/axist_h2c[0].dma_axist_mst/WRQ_FIFO/axi_eop_100_i_2_n_0_repN
i_softmc/i_instr_recv/E[0]_repN

