/*
 * Copyright (C) 2013-2014 ROCKCHIP, Inc.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <linux/clk-provider.h>
#include <linux/genalloc.h>
#include <linux/init.h>
#include <linux/io.h>
#include <linux/kernel.h>
#include <linux/of_address.h>
#include <linux/of_platform.h>
#include <linux/of_fdt.h>
#include <asm/cputype.h>
#include <asm/hardware/cache-l2x0.h>
#include <linux/rockchip/common.h>
#include <linux/rockchip/pmu.h>
#include <linux/memblock.h>
#include "cpu_axi.h"
#include "loader.h"
#include "sram.h"

static int __init rockchip_cpu_axi_init(void)
{
	struct device_node *np, *gp, *cp;
	void __iomem *base;

	np = of_find_compatible_node(NULL, NULL, "rockchip,cpu_axi_bus");
	if (!np)
		return -ENODEV;

#define MAP(base) if (!base) base = of_iomap(cp, 0); if (!base) continue;

	gp = of_get_child_by_name(np, "qos");
	if (gp) {
		for_each_child_of_node(gp, cp) {
			u32 priority[2], mode, bandwidth, saturation, extcontrol;
			base = NULL;
#ifdef DEBUG
			{
				struct resource r;
				of_address_to_resource(cp, 0, &r);
				pr_debug("qos: %s [%x ~ %x]\n", cp->name, r.start, r.end);
			}
#endif
			if (!of_property_read_u32_array(cp, "rockchip,priority", priority, ARRAY_SIZE(priority))) {
				MAP(base);
				CPU_AXI_SET_QOS_PRIORITY(priority[0], priority[1], base);
				pr_debug("qos: %s priority %x %x\n", cp->name, priority[0], priority[1]);
			}
			if (!of_property_read_u32(cp, "rockchip,mode", &mode)) {
				MAP(base);
				CPU_AXI_SET_QOS_MODE(mode, base);
				pr_debug("qos: %s mode %x\n", cp->name, mode);
			}
			if (!of_property_read_u32(cp, "rockchip,bandwidth", &bandwidth)) {
				MAP(base);
				CPU_AXI_SET_QOS_BANDWIDTH(bandwidth, base);
				pr_debug("qos: %s bandwidth %x\n", cp->name, bandwidth);
			}
			if (!of_property_read_u32(cp, "rockchip,saturation", &saturation)) {
				MAP(base);
				CPU_AXI_SET_QOS_SATURATION(saturation, base);
				pr_debug("qos: %s saturation %x\n", cp->name, saturation);
			}
			if (!of_property_read_u32(cp, "rockchip,extcontrol", &extcontrol)) {
				MAP(base);
				CPU_AXI_SET_QOS_EXTCONTROL(extcontrol, base);
				pr_debug("qos: %s extcontrol %x\n", cp->name, extcontrol);
			}
			if (base)
				iounmap(base);
		}
	};

	gp = of_get_child_by_name(np, "msch");
	if (gp) {
		for_each_child_of_node(gp, cp) {
			u32 val;
			base = NULL;
#ifdef DEBUG
			{
				struct resource r;
				of_address_to_resource(cp, 0, &r);
				pr_debug("msch: %s [%x ~ %x]\n", cp->name, r.start, r.end);
			}
#endif
			if (!of_property_read_u32(cp, "rockchip,read-latency", &val)) {
				MAP(base);
				writel_relaxed(val, base + 0x0014);	// memory scheduler read latency
				pr_debug("msch: %s read latency %x\n", cp->name, val);
			}
			if (base)
				iounmap(base);
		}
	}
	dsb();

#undef MAP

	return 0;
}
early_initcall(rockchip_cpu_axi_init);

static int __init rockchip_pl330_l2_cache_init(void)
{
	struct device_node *np;
	void __iomem *base;
	u32 aux[2] = { 0, ~0 }, prefetch, power;

	if (read_cpuid_part_number() != ARM_CPU_PART_CORTEX_A9)
		return -ENODEV;

	np = of_find_compatible_node(NULL, NULL, "rockchip,pl310-cache");
	if (!np)
		return -ENODEV;

	base = of_iomap(np, 0);
	if (!base)
		return -EINVAL;

	if (!of_property_read_u32(np, "rockchip,prefetch-ctrl", &prefetch)) {
		/* L2X0 Prefetch Control */
		writel_relaxed(prefetch, base + L2X0_PREFETCH_CTRL);
		pr_debug("l2c: prefetch %x\n", prefetch);
	}

	if (!of_property_read_u32(np, "rockchip,power-ctrl", &power)) {
		/* L2X0 Power Control */
		writel_relaxed(power, base + L2X0_POWER_CTRL);
		pr_debug("l2c: power %x\n", power);
	}

	iounmap(base);

	of_property_read_u32_array(np, "rockchip,aux-ctrl", aux, ARRAY_SIZE(aux));
	pr_debug("l2c: aux %08x mask %08x\n", aux[0], aux[1]);

	l2x0_of_init(aux[0], aux[1]);

	return 0;
}
early_initcall(rockchip_pl330_l2_cache_init);

struct gen_pool *rockchip_sram_pool = NULL;
struct pie_chunk *rockchip_pie_chunk = NULL;
void *rockchip_sram_virt = NULL;
size_t rockchip_sram_size = 0;
char *rockchip_sram_stack = NULL;

#ifdef CONFIG_PIE
int __init rockchip_pie_init(void)
{
	struct device_node *np;

	np = of_find_node_by_path("/");
	if (!np)
		return -ENODEV;

	rockchip_sram_pool = of_get_named_gen_pool(np, "rockchip,sram", 0);
	if (!rockchip_sram_pool) {
		pr_err("%s: failed to get sram pool\n", __func__);
		return -ENODEV;
	}
	rockchip_sram_size = gen_pool_size(rockchip_sram_pool);

	return 0;
}
#endif

static bool is_panic = false;
extern void console_disable_suspend(void);

static int panic_event(struct notifier_block *this, unsigned long event, void *ptr)
{
#if CONFIG_RK_DEBUG_UART >= 0
	console_disable_suspend();
#endif
	is_panic = true;
	return NOTIFY_DONE;
}

static struct notifier_block panic_block = {
	.notifier_call	= panic_event,
};

static int boot_mode;

int rockchip_boot_mode(void)
{
	return boot_mode;
}
EXPORT_SYMBOL(rockchip_boot_mode);

static inline const char *boot_flag_name(u32 flag)
{
	flag -= SYS_KERNRL_REBOOT_FLAG;
	switch (flag) {
	case BOOT_NORMAL: return "NORMAL";
	case BOOT_LOADER: return "LOADER";
	case BOOT_MASKROM: return "MASKROM";
	case BOOT_RECOVER: return "RECOVER";
	case BOOT_NORECOVER: return "NORECOVER";
	case BOOT_SECONDOS: return "SECONDOS";
	case BOOT_WIPEDATA: return "WIPEDATA";
	case BOOT_WIPEALL: return "WIPEALL";
	case BOOT_CHECKIMG: return "CHECKIMG";
	case BOOT_FASTBOOT: return "FASTBOOT";
	case BOOT_CHARGING: return "CHARGING";
	default: return "";
	}
}

static inline const char *boot_mode_name(u32 mode)
{
	switch (mode) {
	case BOOT_MODE_NORMAL: return "NORMAL";
	case BOOT_MODE_FACTORY2: return "FACTORY2";
	case BOOT_MODE_RECOVERY: return "RECOVERY";
	case BOOT_MODE_CHARGE: return "CHARGE";
	case BOOT_MODE_POWER_TEST: return "POWER_TEST";
	case BOOT_MODE_OFFMODE_CHARGING: return "OFFMODE_CHARGING";
	case BOOT_MODE_REBOOT: return "REBOOT";
	case BOOT_MODE_PANIC: return "PANIC";
	case BOOT_MODE_WATCHDOG: return "WATCHDOG";
	case BOOT_MODE_TSADC: return "TSADC";
	default: return "";
	}
}

void __init rockchip_boot_mode_init(u32 flag, u32 mode)
{
	boot_mode = mode;
	if (mode || ((flag & 0xff) && ((flag & 0xffffff00) == SYS_KERNRL_REBOOT_FLAG)))
		printk("Boot mode: %s (%d) flag: %s (0x%08x)\n", boot_mode_name(mode), mode, boot_flag_name(flag), flag);
	atomic_notifier_chain_register(&panic_notifier_list, &panic_block);
}

void rockchip_restart_get_boot_mode(const char *cmd, u32 *flag, u32 *mode)
{
	*flag = SYS_LOADER_REBOOT_FLAG + BOOT_NORMAL;
	*mode = BOOT_MODE_REBOOT;

	if (cmd) {
		if (!strcmp(cmd, "loader") || !strcmp(cmd, "bootloader"))
			*flag = SYS_LOADER_REBOOT_FLAG + BOOT_LOADER;
		else if(!strcmp(cmd, "recovery"))
			*flag = SYS_LOADER_REBOOT_FLAG + BOOT_RECOVER;
		else if (!strcmp(cmd, "fastboot"))
			*flag = SYS_LOADER_REBOOT_FLAG + BOOT_FASTBOOT;
		else if (!strcmp(cmd, "charge")) {
			*flag = SYS_LOADER_REBOOT_FLAG + BOOT_CHARGING;
			*mode = BOOT_MODE_CHARGE;
		}
	} else {
		if (is_panic)
			*mode = BOOT_MODE_PANIC;
	}
}

struct rockchip_pmu_operations rockchip_pmu_ops;
void (*ddr_bandwidth_get)(struct ddr_bw_info *ddr_bw_ch0,
			  struct ddr_bw_info *ddr_bw_ch1);
int (*ddr_change_freq)(uint32_t nMHz) = NULL;
long (*ddr_round_rate)(uint32_t nMHz) = NULL;
void (*ddr_set_auto_self_refresh)(bool en) = NULL;

extern struct ion_platform_data ion_pdata;
extern void __init ion_reserve(struct ion_platform_data *data);
extern int __init rockchip_ion_find_heap(unsigned long node,
				const char *uname, int depth, void *data);
void __init rockchip_ion_reserve(void)
{
#ifdef CONFIG_ION_ROCKCHIP
	printk("%s\n", __func__);
	of_scan_flat_dt(rockchip_ion_find_heap, (void*)&ion_pdata);
	ion_reserve(&ion_pdata);
#endif
}

bool rockchip_jtag_enabled = false;
static int __init rockchip_jtag_enable(char *__unused)
{
	rockchip_jtag_enabled = true;
	printk("rockchip jtag enabled\n");
	return 1;
}
__setup("rockchip_jtag", rockchip_jtag_enable);

phys_addr_t uboot_logo_base=0;
phys_addr_t uboot_logo_size=0;
phys_addr_t uboot_logo_offset=0;

void __init rockchip_uboot_mem_reserve(void)
{
	if (uboot_logo_size) {
		if (!memblock_is_region_reserved(uboot_logo_base, uboot_logo_size)
			&& !memblock_reserve(uboot_logo_base, uboot_logo_size)){
			pr_info("%s: reserve %zx@%zx for uboot logo\n", __func__,
				uboot_logo_size, uboot_logo_base);
		} else {
			pr_err("%s: reserve of %zx@%zx failed\n", __func__,
			       uboot_logo_size, uboot_logo_base);
		}
	}
}

static int __init rockchip_uboot_logo_setup(char *p)
{
	char *endp;

	uboot_logo_size = memparse(p, &endp);
	if (*endp == '@') {
		uboot_logo_base = memparse(endp + 1, &endp);
		if (*endp == ':') {
			uboot_logo_offset = memparse(endp + 1, NULL);
		}
	}

	pr_info("%s: mem: %zx@%zx, offset:%zx\n", __func__,
		uboot_logo_size, uboot_logo_base, uboot_logo_offset);

	return 0;
}
early_param("uboot_logo", rockchip_uboot_logo_setup);

static int __init rockchip_uboot_mem_late_init(void)
{
	phys_addr_t addr = 0;
	phys_addr_t end = 0;

	if (uboot_logo_size) {
		addr = PAGE_ALIGN(uboot_logo_base);
		end = (uboot_logo_base+uboot_logo_size)&PAGE_MASK;

		pr_info("%s: Freeing uboot logo memory: %zx@%zx\n", __func__,
			uboot_logo_size, uboot_logo_base);

		memblock_free(uboot_logo_base, uboot_logo_size);

		for (; addr < end; addr += PAGE_SIZE)
			free_reserved_page(pfn_to_page(addr >> PAGE_SHIFT));
	}

	return 0;
}
late_initcall(rockchip_uboot_mem_late_init);
