Information: Scenario funccts_wst either not exists or is inactive. report_qor will skip it. (UID-1059)
 
****************************************
Report : qor
Design : khu_sensor_pad
Scenario(s): funccts_wst func1_wst
Version: N-2017.09
Date   : Tue Nov 17 19:00:13 2020
****************************************


  Scenario 'func1_wst'
  Timing Path Group '**clock_gating_default**'
  -----------------------------------
  Levels of Logic:            10.0000
  Critical Path Length:        6.8915
  Critical Path Slack:         3.8159
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:             5.0000
  Critical Path Length:        2.9447
  Critical Path Slack:        11.0427
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:             3.0000
  Critical Path Length:        7.6078
  Critical Path Slack:         0.1303
  Critical Path Clk Period:   12.0000
  Total Negative Slack:        0.0000
  No. of Violating Paths:      0.0000
  Worst Hold Violation:        0.0000
  Total Hold Violation:        0.0000
  No. of Hold Violations:      0.0000
  -----------------------------------

  Scenario 'func1_wst'
  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:            21.0000
  Critical Path Length:       13.6778
  Critical Path Slack:        -2.5181
  Critical Path Clk Period:   12.0000
  Total Negative Slack:     -109.3650
  No. of Violating Paths:     89.0000
  Worst Hold Violation:       -0.1820
  Total Hold Violation:       -3.5971
  No. of Hold Violations:     94.0000
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        284
  Hierarchical Port Count:       6612
  Leaf Cell Count:              28745
  Buf/Inv Cell Count:            5592
  Buf Cell Count:                1209
  Inv Cell Count:                4383
  CT Buf/Inv Cell Count:          600
  Combinational Cell Count:     23358
  Sequential Cell Count:         5387
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      52994.0122
  Noncombinational Area:   37354.6680
  Buf/Inv Area:             5699.3384
  Total Buffer Area:        1647.9962
  Total Inverter Area:      4051.3423
  Macro/Black Box Area:        0.0000
  Net Area:                  843.5033
  Net XLength        :  12126356.0000
  Net YLength        :  20284056.0000
  -----------------------------------
  Cell Area:               90348.6802
  Design Area:             91192.1835
  Net Length        :   32410412.0000


  Design Rules
  -----------------------------------
  Total Number of Nets:         31314
  Nets With Violations:         13248
  Max Trans Violations:           919
  Max Cap Violations:             283
  Max Net Length Violations:    12788
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                  0.0000
  Logic Optimization:                0.0000
  Mapping Optimization:             94.9586
  -----------------------------------------
  Overall Compile Time:             95.9024
  Overall Compile Wall Clock Time:  96.1244

  --------------------------------------------------------------------

  Scenario: func1_wst   WNS: 2.5181  TNS: 109.3650  Number of Violating Paths: 89
  Design  WNS: 2.5181  TNS: 109.3650  Number of Violating Paths: 89


  Scenario: func1_wst  (Hold)  WNS: 0.1820  TNS: 3.5971  Number of Violating Paths: 94
  Design (Hold)  WNS: 0.1820  TNS: 3.5971  Number of Violating Paths: 94

  --------------------------------------------------------------------


1
