
#include "config915_fixedlength_crc_preamble10_sync4_payload8.hpp"

// INPUT DATA
/*
// Crys_freq(Hz): 30000000    Crys_tol(ppm): 30    IF_mode: 2    High_perf_Ch_Fil: 1    OSRtune: 0    Ch_Fil_Bw_AFC: 0    ANT_DIV: 0    PM_pattern: 0
// MOD_type: 2    Rsymb(sps): 2400    Fdev(Hz): 30000    RXBW(Hz): 185000    Manchester: 1    AFC_en: 1    Rsymb_error: 0.0    Chip-Version: 2
// RF Freq.(MHz): 915    API_TC: 28    fhst: 250000    inputBW: 0    BERT: 0    RAW_dout: 0    D_source: 0    Hi_pfm_div: 0
//
// # WB filter 3 (BW = 185.22 kHz);  NB-filter 3 (BW = 185.22 kHz)
//
// Modulation index: 25
*/


// CONFIGURATION COMMANDS

/*
// Command:                  RF_POWER_UP
// Description:              Command to power-up the device and select the operational mode and functionality.
*/
#define RF_POWER_UP 0x02, 0x01, 0x00, 0x01, 0xC9, 0xC3, 0x80

/*
// Set properties:           RF_INT_CTL_ENABLE_2
// Number of properties:     2
// Group ID:                 0x01
// Start ID:                 0x00
// Default values:           0x04, 0x00,
// Descriptions:
//   INT_CTL_ENABLE - This property provides for global enabling of the three interrupt groups (Chip, Modem and Packet Handler) in order to generate HW interrupts at the NIRQ pin.
//   INT_CTL_PH_ENABLE - Enable individual interrupt sources within the Packet Handler Interrupt Group to generate a HW interrupt on the NIRQ output pin.
*/
#define RF_INT_CTL_ENABLE_2 0x11, 0x01, 0x02, 0x00, 0x05, 0x38

/*
// Set properties:           RF_INT_CTL_CHIP_ENABLE_1
// Number of properties:     1
// Group ID:                 0x01
// Start ID:                 0x03
// Default values:           0x04,
// Descriptions:
//   INT_CTL_CHIP_ENABLE - Enable individual interrupt sources within the Chip Interrupt Group to generate a HW interrupt on the NIRQ output pin.
*/
#define RF_INT_CTL_CHIP_ENABLE_1 0x11, 0x01, 0x01, 0x03, 0x6C

/*
// Set properties:           RF_FRR_CTL_A_MODE_4
// Number of properties:     4
// Group ID:                 0x02
// Start ID:                 0x00
// Default values:           0x01, 0x02, 0x09, 0x00,
// Descriptions:
//   FRR_CTL_A_MODE - Fast Response Register A Configuration.
//   FRR_CTL_B_MODE - Fast Response Register B Configuration.
//   FRR_CTL_C_MODE - Fast Response Register C Configuration.
//   FRR_CTL_D_MODE - Fast Response Register D Configuration.
*/
#define RF_FRR_CTL_A_MODE_4 0x11, 0x02, 0x04, 0x00, 0x09, 0x04, 0x06, 0x08

/*
// Set properties:           RF_EZCONFIG_XO_TUNE_1
// Number of properties:     1
// Group ID:                 0x24
// Start ID:                 0x03
// Default values:           0x40,
// Descriptions:
//   EZCONFIG_XO_TUNE - Configure the internal capacitor frequency tuning bank for the crystal oscillator.
*/
#define RF_EZCONFIG_XO_TUNE_1 0x11, 0x24, 0x01, 0x03, 0x52

/*
// Command:                  RF_WRITE_TX_FIFO
// Description:              Writes data byte(s) to the TX FIFO.
*/
#define RF_WRITE_TX_FIFO 0x66, 0xC7, 0x97, 0xF8, 0xF4, 0xA7, 0xDC, 0x1F, 0xA4, 0x62, 0x95, 0x1B, 0x3A, 0x0B, 0x5D, 0x97, 0xAD, 0x4E, 0x4A, 0x35, \
0xE1, 0xCA, 0x32, 0x7D, 0xC2, 0x4C, 0xAA, 0x72, 0x76, 0xE6, 0x43, 0xF7, 0x97, 0xB9, 0xE3, 0x2E, 0x0D, 0x6F, 0x62, 0x7B, \
0x3A, 0x72, 0xB0, 0xA8, 0x70, 0xE8, 0x8C, 0xBA, 0x13, 0x31, 0xCE, 0xA2, 0xF1, 0x8A, 0xAB, 0x81, 0x5B, 0xA8, 0x3A, 0xC1, \
0x52, 0x92, 0xCD, 0xF1, 0x83, 0x1C, 0xB6, 0x2C, 0x0C, 0xC7, 0xBA, 0x06, 0x21, 0x52, 0x02, 0x0A, 0x1D, 0x7B, 0x37, 0x8E, \
0xF9, 0x83, 0x14, 0xFF, 0xF2, 0x9A, 0x7B, 0xE1, 0xF0, 0x9B, 0x59, 0x6E, 0x4A, 0xBE, 0x50, 0xC1, 0xD4, 0xFC, 0xDD, 0x9D, \
0x96, 0xAA, 0x89, 0x8E, 0xDC, 0x3B, 0xBB, 0x50, 0xDE, 0x15, 0x1A, 0x9D, 0xDE, 0xFF

/*
// Command:                  RF_NOP
// Description:              No Operation command.
*/
#define RF_NOP 0x00

/*
// Command:                  RF_WRITE_TX_FIFO_1
// Description:              Writes data byte(s) to the TX FIFO.
*/
#define RF_WRITE_TX_FIFO_1 0x66, 0xD9, 0x83, 0x5C, 0x4A, 0xC0, 0x7F, 0x2D, 0x74, 0xBA, 0xAA, 0x27, 0xA4, 0x09, 0xD2, 0x3A, 0x11, 0x4A, 0xF7, 0x40, \
0x4F, 0xC5, 0x19, 0x87, 0x9C, 0x6E, 0x66, 0xBB, 0x15, 0xF1, 0x61, 0x8D, 0xBD, 0xBC, 0x3C, 0xE3, 0xA6, 0xD7, 0x08, 0x7D, \
0x36, 0x71, 0xBE, 0x87, 0x68, 0x6C, 0x3F, 0x46, 0xD7, 0x58, 0xA0, 0x1E, 0x77, 0xE6, 0x44, 0xA5, 0xB8, 0x40, 0x32, 0x8C, \
0x7C, 0x21, 0xE0, 0x25, 0x6F, 0xB2, 0xE0, 0x4F, 0x19, 0xFC, 0x73, 0x8A, 0xEA, 0xFE, 0x53, 0x7E, 0x19, 0x59, 0xAE, 0x91, \
0x73, 0x4E, 0xA9, 0xFE, 0x09, 0x3C, 0x9A, 0x7B, 0xB2, 0xB8, 0x12, 0x4B, 0x43, 0x67, 0xBF, 0x72, 0x36, 0x93, 0xB9, 0x56, \
0x96, 0x84, 0x42, 0x3B, 0xE4, 0xC5, 0xEB, 0x42, 0x01, 0x8B, 0x12, 0xF9

/*
// Command:                  RF_EZCONFIG_CHECK
// Description:              Validates the EZConfig array was written correctly.
*/
#define RF_EZCONFIG_CHECK 0x19, 0xF9, 0x3B

/*
// Command:                  RF_GPIO_PIN_CFG
// Description:              Configures the GPIO pins.
*/
#define RF_GPIO_PIN_CFG 0x13, 0x01, 0x01, 0x01, 0x01, 0x00, 0x00, 0x00


namespace ZetaRfConfigs {

const uint8_t Config915_FixedLength_CRC_Preamble10_Sync4_Payload8::RadioConfigurationDataArray[]
{
    0x07, RF_POWER_UP, \
    0x06, RF_INT_CTL_ENABLE_2, \
    0x05, RF_INT_CTL_CHIP_ENABLE_1, \
    0x08, RF_FRR_CTL_A_MODE_4, \
    0x05, RF_EZCONFIG_XO_TUNE_1, \
    0x72, RF_WRITE_TX_FIFO, \
    0x01, RF_NOP, \
    0x70, RF_WRITE_TX_FIFO_1, \
    0x03, RF_EZCONFIG_CHECK, \
    0x08, RF_GPIO_PIN_CFG, \
    0x00
};

} // namespace ZetaRfConfigs
