// Seed: 3986521124
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    output id_6
    , id_17,
    input logic id_7,
    output id_8,
    inout id_9,
    output id_10,
    input id_11,
    input id_12,
    output integer id_13,
    input logic id_14,
    output id_15,
    input id_16
);
  logic id_18;
  logic id_19;
  logic id_20;
  logic id_21;
  type_29(
      id_7, id_0, 1, id_9, 1, 1'b0, id_11, id_12[1'b0], (id_13), (1), 1, 1
  );
  assign id_18 = 1;
  type_30(
      1
  );
  assign id_15 = id_14;
  assign id_21 = id_2;
endmodule
