csi-ncelab - CSI: Command line:
ncelab
    -f /home/yutongshen/IC_contest/ICContest104/sim/INCA_libs/irun.lnx8664.14.10.nc/ncelab.args
        +define+FSDB+SDF
        +nc64bit
        +access+r
        -noshowtop
        -ACCESS +r
        -MESSAGES
        -XLMODE ./INCA_libs/irun.lnx8664.14.10.nc
        -RUNMODE
        -CDSLIB ./INCA_libs/irun.lnx8664.14.10.nc/cds.lib
        -HDLVAR ./INCA_libs/irun.lnx8664.14.10.nc/hdl.var
        -WORK worklib
        -HASXLMODE
    -CHECK_VERSION TOOL:	ncverilog	14.10-s005
    -LOG_FD 4

csi-ncelab - CSI: *F,INTERR: INTERNAL EXCEPTION
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	ncelab(64)	14.10-s005
  HOSTNAME: ideal125
  OPERATING SYSTEM: Linux 2.6.32-431.el6.x86_64 #1 SMP Fri Nov 22 03:15:09 UTC 2013 x86_64
  MESSAGE: nettmp_replace - equivalent IDs (0) being requested.
-----------------------------------------------------------------

csi-ncelab - CSI: Cadence Support Investigation, recording details
Intermediate File: root (IF_ROOT) in module worklib.ADDHXL:v (VST)
Verilog Syntax Tree: specify block declaration (VST_D_SPECIFY_BLOCK) in module worklib.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 13989, position 8
	Scope: ADDHXL
	Decompile: unable to decompile type 539
	Source  :   specify
	Position:         ^
Verilog Syntax Tree: always statement declaration (VST_D_ALWAYS_STMT) in module worklib.rom_128x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/rom_128x8_a.v, line 275, position 8
	Scope: rom_128x8
	Source  :    always @( _CLK )
	Position:         ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.INVX16:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 530, position 6
	Scope: INVX16
	Decompile: logic A
	Source  : input A;
	Position:       ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 9, position 10
	Scope: test
	Decompile: test
	Source  : module test;
	Position:           ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.test:v (SIG) <0x3dba9cf6>
	Decompile: test
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.DFFRX2:v (SIG) <0x310d638c>
	Decompile: DFFRX2
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.DFFRX2:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 18378, position 15
	Scope: DFFRX2
	Decompile: logic RN
	Source  : input  D, CK, RN;
	Position:                ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 37, position 19
	Scope: test
	Decompile: u_CLE
	Source  :     CLE        u_CLE( 
	Position:                    ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.CLE:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/CLE_syn.v, line 89, position 9
	Scope: CLE
	Decompile: CLE
	Source  : module CLE ( clk, reset, rom_q, rom_a, sram_q, sram_a, sram_d, sram_wen, 
	Position:          ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.CLE:v (SIG) <0x42c325f2>
	Decompile: CLE
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.rom_128x8:v (SIG) <0x0af10521>
	Decompile: rom_128x8#(BITS,word_depth,addr_width,wordx,addrx)
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.CLE:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/CLE_syn.v, line 1073, position 14
	Scope: CLE
	Decompile: U987
	Source  :   CLKBUFX3 U987 ( .A(n1590), .Y(n1583) );
	Position:               ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.rom_128x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/rom_128x8_a.v, line 253, position 16
	Scope: rom_128x8
	Decompile: CEN
	Source  :    buf (_CEN, CEN);
	Position:                 ^
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12177, position 14
	Scope: CLKBUFX3
	Decompile: CLKBUFX3
	Source  : module CLKBUFX3 (Y, A);
	Position:               ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.CLKBUFX3:v (SIG) <0x6d5985f8>
	Decompile: CLKBUFX3
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.rom_128x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/rom_128x8_a.v, line 253, position 11
	Scope: rom_128x8
	Decompile: _CEN
	Source  :    buf (_CEN, CEN);
	Position:            ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12181, position 7
	Scope: CLKBUFX3
	Decompile: I0
	Source  :   buf I0(Y, A);
	Position:        ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12181, position 12
	Scope: CLKBUFX3
	Decompile: A
	Source  :   buf I0(Y, A);
	Position:             ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.rom_128x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/rom_128x8_a.v, line 253, position 7
	Scope: rom_128x8
	Decompile: <instance>
	Source  :    buf (_CEN, CEN);
	Position:        ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12181, position 9
	Scope: CLKBUFX3
	Decompile: Y
	Source  :   buf I0(Y, A);
	Position:          ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.DFFRX1:v (SIG) <0x4d13f726>
	Decompile: DFFRX1
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CLE:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/CLE_syn.v, line 152, position 55
	Scope: CLE
	Decompile: logic n1583
	Source  :          n1577, n1578, n1579, n1580, n1581, n1582, n1583, n1584, n1585, n1586,
	Position:                                                        ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12178, position 7
	Scope: CLKBUFX3
	Decompile: logic Y
	Source  : output Y;
	Position:        ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.CLKBUFX3:v (VST)
	Decompile: logic
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.CLKBUFX3:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 12179, position 6
	Scope: CLKBUFX3
	Decompile: logic A
	Source  : input A;
	Position:       ^
Verilog Syntax Tree: instance declaration (VST_D_INSTANCE) in module worklib.DFFRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 18313, position 10
	Scope: DFFRX1
	Decompile: XX0
	Source  :   buf   XX0 (xRN, RN);
	Position:           ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.DFFRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 18319, position 19
	Scope: DFFRX1
	Decompile: dD
	Source  :   udp_dff I0 (n0, dD, clk, dRN, dSN, NOTIFIER);
	Position:                    ^
Verilog Syntax Tree: udp declaration (VST_D_UDP) in udp worklib.udp_dff:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 28910, position 16
	Scope: udp_dff
	Decompile: unable to decompile type 515
	Source  : primitive udp_dff (out, in, clk, clr_, set_, NOTIFIER);
	Position:                 ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.DFFRX1:v (SIG) <0x686e1b65>
	Decompile: DFFRX1
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.DFFRX1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 18315, position 6
	Scope: DFFRX1
	Decompile: logic dD
	Source  : wire dD;
	Position:       ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.DFFRX1:v (VST)
	Decompile: logic
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.sram_1024x8:v (SIG) <0x6ba3dadc>
	Decompile: sram_1024x8#(BITS,word_depth,addr_width,wordx,addrx)
Verilog Syntax Tree: event or expression (VST_E_EVENT_OR) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 395, position 13
	Decompile: NOT_D5 or NOT_D6 or NOT_D7 or NOT_WEN or NOT_CEN or NOT_CLK_PER or NOT_CLK_MINH or NOT_CLK_MINL
	Source  : 	    NOT_D5 or
	Position: 	            ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 117, position 16
	Scope: sram_1024x8
	Decompile: logic _CEN
	Source  :    wire			   _CEN;
	Position:        			      ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.sram_1024x8:v (VST)
	Decompile: logic
Verilog Syntax Tree: event or expression (VST_E_EVENT_OR) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 399, position 14
	Decompile: NOT_CEN or NOT_CLK_PER or NOT_CLK_MINH or NOT_CLK_MINL
	Source  : 	    NOT_CEN or
	Position: 	             ^
Verilog Syntax Tree: event or expression (VST_E_EVENT_OR) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 400, position 18
	Decompile: NOT_CLK_PER or NOT_CLK_MINH or NOT_CLK_MINL
	Source  : 	    NOT_CLK_PER or
	Position: 	                 ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 376, position 38
	Scope: sram_1024x8
	Decompile: _WEN
	Source  :    assign re_data_flag = !(_CEN || _WEN);
	Position:                                       ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 118, position 30
	Scope: sram_1024x8
	Decompile: logic _WEN
	Source  :    wire                    _WEN;
	Position:                               ^
Verilog Syntax Tree: logical equality expression (VST_E_LOGICAL_EQUALITY) in module worklib.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 14006, position 12
	Decompile: (A == 1'b1)
	Source  :      if (A == 1'b1)
	Position:             ^
Verilog Syntax Tree: logical equality expression (VST_E_LOGICAL_EQUALITY) in module worklib.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 14008, position 12
	Decompile: (A == 1'b0)
	Source  :      if (A == 1'b0)
	Position:             ^
Verilog Syntax Tree: logical equality expression (VST_E_LOGICAL_EQUALITY) in module worklib.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 14002, position 12
	Decompile: (B == 1'b1)
	Source  :      if (B == 1'b1)
	Position:             ^
Verilog Syntax Tree: logical equality expression (VST_E_LOGICAL_EQUALITY) in module worklib.ADDHXL:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 14004, position 12
	Decompile: (B == 1'b0)
	Source  :      if (B == 1'b0)
	Position:             ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.AND2X1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 1004, position 7
	Scope: AND2X1
	Decompile: logic Y
	Source  : output Y;
	Position:        ^
Verilog Syntax Tree: wire declaration (VST_D_WIRE) in module worklib.AND2X1:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/tsmc13_neg.v, line 1005, position 6
	Scope: AND2X1
	Decompile: logic A
	Source  : input A, B;
	Position:       ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.AND2X1:v (SIG) <0x55293423>
	Decompile: AND2X1
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.AND2X1:v (VST)
	Decompile: logic
Verilog Syntax Tree: module declaration (VST_D_MODULE) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 55, position 17
	Scope: sram_1024x8
	Decompile: sram_1024x8#(BITS,word_depth,addr_width,wordx,addrx)
	Source  : module sram_1024x8 (
	Position:                  ^
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.INVX16:v (SIG) <0x2147ef3c>
	Decompile: INVX16
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 26, position 20
	Scope: test
	Decompile: reg fid
	Source  : reg         over, fid;
	Position:                     ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.CLE:v (VST)
	Scope: CLE
	Decompile: logic
Verilog Syntax Tree: static array type (VST_T_STATIC_ARRAY) in module worklib.test:v (VST)
	Scope: test
	Decompile: reg array [0:4]
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.test:v (VST)
	Decompile: reg
Verilog Syntax Tree: overlay table (VST_OVERLAY_TABLE) in module worklib.CLKINVX1:v (SIG) <0x64dc185e>
	Decompile: CLKINVX1
Verilog Syntax Tree: system task enable statement (VST_S_SYSTEM_TASK_ENABLE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 66, position 16
	Scope: test
	Decompile: $readmemh
	Source  : initial	$readmemh (`EXP, exp_mem);
	Position:        	        ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 66, position 16
	Decompile: $readmemh
	Source  : initial	$readmemh (`EXP, exp_mem);
	Position:        	        ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 252, position 16
	Scope: sram_1024x8.read_mem
	Decompile: reg xflag
	Source  :       input xflag;
	Position:                 ^
Verilog Syntax Tree: sequential block statement (VST_S_SEQ_BLOCK) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 181, position 12
	Scope: test
	Source  : initial begin
	Position:             ^
Verilog Syntax Tree: system task enable statement (VST_S_SYSTEM_TASK_ENABLE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 203, position 25
	Scope: test
	Decompile: $finish
	Source  :       #(`CYCLE/2); $finish;
	Position:                          ^
Verilog Syntax Tree: delay control expression (VST_E_DELAY_CONTROL) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 203, position 6
	Scope: test
	Decompile: #<>
	Source  :       #(`CYCLE/2); $finish;
	Position:       ^
Verilog Syntax Tree: name component oomr (VST_OOMR_NAME_COMPONENT) in module worklib.test:v (VST)
	Decompile: $write
Verilog Syntax Tree: divide expression (VST_E_DIVIDE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 203, position 14
	Decompile: (10 / 2)
	Source  :       #(`CYCLE/2); $finish;
	Position:               ^
Verilog Syntax Tree: case equality expression (VST_E_CASE_EQUALITY) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 183, position 16
	Decompile: (over === 1)
	Source  :       if(over === 1) begin
	Position:                 ^
Intermediate File: root (IF_ROOT) in module worklib.test:v (VST)
Verilog Syntax Tree: logical equality expression (VST_E_LOGICAL_EQUALITY) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 187, position 16
	Decompile: (fid == 1)
	Source  :          if(fid==1)begin
	Position:                 ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.test:v (VST)
	Decompile: integer
Verilog Syntax Tree: system task enable statement (VST_S_SYSTEM_TASK_ENABLE) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 186, position 16
	Scope: test
	Decompile: $display
	Source  :          $display("-----------------------------------------------------\n");         
	Position:                 ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 100, position 10
	Decompile: $display
	Source  :    $display("Component Labeling Engine Start ...");
	Position:           ^
Intermediate File: data block (IF_BLK) in module worklib.test:v (VST)
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 202, position 28
	Scope: test
	Decompile: err
	Source  :       $display("err=%4d", err);
	Position:                             ^
Verilog Syntax Tree: root (VST_ROOT) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 9, position 5
	Decompile: test
	Source  : module test;
	Position:      ^
Verilog Syntax Tree: number expression (VST_E_NUMBER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 187, position 17
	Decompile: 1
	Source  :          if(fid==1)begin
	Position:                  ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 103, position 23
	Scope: sram_1024x8
	Decompile: reg NOT_CLK_MINL
	Source  :    reg			   NOT_CLK_MINL;
	Position:       			              ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 102, position 23
	Scope: sram_1024x8
	Decompile: reg NOT_CLK_MINH
	Source  :    reg			   NOT_CLK_MINH;
	Position:       			              ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 23, position 46
	Scope: test
	Decompile: integer err
	Source  : integer     x, y, n, i, addr, hit, hit_ref, err, pass;
	Position:                                               ^
Verilog Syntax Tree: root (VST_ROOT) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 55, position 5
	Decompile: sram_1024x8#(BITS,word_depth,addr_width,wordx,addrx)
	Source  : module sram_1024x8 (
	Position:      ^
Verilog Syntax Tree: static range (VST_R_STATIC_RANGE) in module worklib.test:v (VST)
	Decompile: 31 to 0
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.test:v (VST)
	Decompile: logic
Verilog Syntax Tree: static array type (VST_T_STATIC_ARRAY) in module worklib.test:v (VST)
	Scope: test
	Decompile: reg array [0:1023]
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.test:v (VST)
	Scope: test
	Decompile: reg
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 23, position 15
	Scope: test
	Decompile: integer y
	Source  : integer     x, y, n, i, addr, hit, hit_ref, err, pass;
	Position:                ^
Verilog Syntax Tree: bit select expression (VST_E_BIT_SELECT) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 171, position 45
	Scope: test
	Decompile: record[addr]
	Source  :            default:begin  $write("%2h_",record[addr]); end
	Position:                                              ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 23, position 27
	Scope: test
	Decompile: integer addr
	Source  : integer     x, y, n, i, addr, hit, hit_ref, err, pass;
	Position:                            ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 171, position 50
	Scope: test
	Decompile: addr
	Source  :            default:begin  $write("%2h_",record[addr]); end
	Position:                                                   ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 21, position 17
	Scope: test
	Decompile: reg array [0:1023] record
	Source  : reg  [7:0]  record  [0:1023];
	Position:                  ^
Verilog Syntax Tree: event or expression (VST_E_EVENT_OR) in module worklib.sram_1024x8:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/sram_1024x8.v, line 401, position 19
	Decompile: NOT_CLK_MINH or NOT_CLK_MINL
	Source  : 	    NOT_CLK_MINH or
	Position: 	                  ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 23, position 32
	Scope: test
	Decompile: integer hit
	Source  : integer     x, y, n, i, addr, hit, hit_ref, err, pass;
	Position:                                 ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 23, position 12
	Scope: test
	Decompile: integer x
	Source  : integer     x, y, n, i, addr, hit, hit_ref, err, pass;
	Position:             ^
Verilog Syntax Tree: static range (VST_R_STATIC_RANGE) in module worklib.test:v (VST)
	Decompile: 7 to 0
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 149, position 59
	Scope: test
	Decompile: err
	Source  :                    err=(u_sram.mem[addr]!== label)?err+1:err;
	Position:                                                            ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 149, position 53
	Scope: test
	Decompile: err
	Source  :                    err=(u_sram.mem[addr]!== label)?err+1:err;
	Position:                                                      ^
Verilog Syntax Tree: logic type (VST_T_LOGIC) in module worklib.sram_1024x8:v (VST)
	Decompile: reg
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 149, position 38
	Scope: test
	Decompile: addr
	Source  :                    err=(u_sram.mem[addr]!== label)?err+1:err;
	Position:                                       ^
Verilog Syntax Tree: hierarchical reference type (VST_T_OOMR) in module worklib.test:v (VST)
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 148, position 80
	Scope: test
	Decompile: addr
	Source  :                    record[addr]=(u_sram.mem[addr]=== 8'hx)?8'hFC:(u_sram.mem[addr]===label)?u_sram.mem[addr]:8'hFE;
	Position:                                                                                 ^
Verilog Syntax Tree: hierarchical reference declaration (VST_D_OOMR) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 115, position 35
	Decompile: u_sram.mem
	Source  :             $write("%2h_",u_sram.mem[addr]);
	Position:                                    ^
Verilog Syntax Tree: identifier expression (VST_E_IDENTIFIER) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 148, position 29
	Scope: test
	Decompile: addr
	Source  :                    record[addr]=(u_sram.mem[addr]=== 8'hx)?8'hFC:(u_sram.mem[addr]===label)?u_sram.mem[addr]:8'hFE;
	Position:                              ^
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.test:v (VST)
	File: /home/yutongshen/IC_contest/ICContest104/sim/testfixture_a.v, line 24, position 16
	Scope: test
	Decompile: reg label
	Source  : reg  [7:0]  label;
	Position:                 ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.sram_1024x8:v (VST)
	Scope: sram_1024x8
	Decompile: reg
csi-ncelab - CSI: investigation output 1st 100 entries took 0.042 secs, send this file to Cadence Support
