0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.sim/sim_4/impl/timing/xsim/Vgacontroller_tb_time_impl.v,1705063696,verilog,,C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_4/new/Vgacontroller_tb.v,,BRAM_SINGLE_MACRO__parameterized0;BRAM_SINGLE_MACRO__parameterized1;BRAM_SINGLE_MACRO_viv_;Hsync;VRAMblue;VRAMgreen;VRAMred;Vsync;glbl;vgacontroller,,,,,,,,
C:/Users/sstat/OneDrive/Documents/GitHub/Digital-Circuit-Lab/Lab_3/Lab_3.srcs/sim_4/new/Vgacontroller_tb.v,1704721754,verilog,,,,Vgacontroller_tb,,,,,,,,
