<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p288" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_288{left:69px;bottom:68px;letter-spacing:0.1px;}
#t2_288{left:96px;bottom:68px;letter-spacing:0.1px;}
#t3_288{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_288{left:69px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-1.05px;}
#t5_288{left:69px;bottom:1071px;letter-spacing:-0.17px;word-spacing:-0.46px;}
#t6_288{left:69px;bottom:1046px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t7_288{left:69px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t8_288{left:69px;bottom:1005px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t9_288{left:69px;bottom:947px;letter-spacing:0.12px;}
#ta_288{left:151px;bottom:947px;letter-spacing:0.14px;word-spacing:0.01px;}
#tb_288{left:69px;bottom:923px;letter-spacing:-0.16px;word-spacing:-1.09px;}
#tc_288{left:69px;bottom:906px;letter-spacing:-0.18px;word-spacing:-0.45px;}
#td_288{left:69px;bottom:881px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#te_288{left:69px;bottom:865px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#tf_288{left:69px;bottom:848px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#tg_288{left:69px;bottom:831px;letter-spacing:-0.15px;word-spacing:-1.18px;}
#th_288{left:69px;bottom:814px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#ti_288{left:69px;bottom:797px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tj_288{left:69px;bottom:729px;letter-spacing:0.15px;}
#tk_288{left:150px;bottom:729px;letter-spacing:0.23px;word-spacing:0.05px;}
#tl_288{left:69px;bottom:704px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tm_288{left:136px;bottom:704px;letter-spacing:-0.18px;word-spacing:-0.37px;}
#tn_288{left:274px;bottom:704px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#to_288{left:69px;bottom:687px;letter-spacing:-0.16px;word-spacing:-1.22px;}
#tp_288{left:69px;bottom:671px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_288{left:69px;bottom:654px;letter-spacing:-0.17px;word-spacing:-0.74px;}
#tr_288{left:209px;bottom:654px;letter-spacing:-0.15px;word-spacing:-0.68px;}
#ts_288{left:379px;bottom:654px;letter-spacing:-0.16px;word-spacing:-0.74px;}
#tt_288{left:499px;bottom:654px;letter-spacing:-0.14px;word-spacing:-0.77px;}
#tu_288{left:69px;bottom:637px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_288{left:69px;bottom:613px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tw_288{left:69px;bottom:596px;letter-spacing:-0.14px;word-spacing:-0.6px;}
#tx_288{left:221px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.66px;}
#ty_288{left:371px;bottom:596px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#tz_288{left:770px;bottom:596px;letter-spacing:-0.15px;}
#t10_288{left:69px;bottom:579px;letter-spacing:-0.16px;}
#t11_288{left:139px;bottom:579px;letter-spacing:-0.14px;word-spacing:-1.05px;}
#t12_288{left:320px;bottom:579px;letter-spacing:-0.17px;word-spacing:-1.02px;}
#t13_288{left:507px;bottom:579px;letter-spacing:-0.14px;word-spacing:-1.04px;}
#t14_288{left:69px;bottom:562px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t15_288{left:69px;bottom:545px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t16_288{left:69px;bottom:521px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t17_288{left:69px;bottom:504px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t18_288{left:69px;bottom:487px;letter-spacing:-0.15px;word-spacing:-0.62px;}
#t19_288{left:69px;bottom:470px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1a_288{left:69px;bottom:454px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_288{left:69px;bottom:395px;letter-spacing:0.13px;}
#t1c_288{left:151px;bottom:395px;letter-spacing:0.15px;word-spacing:0.01px;}
#t1d_288{left:398px;bottom:395px;letter-spacing:0.16px;}
#t1e_288{left:69px;bottom:371px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1f_288{left:69px;bottom:354px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t1g_288{left:69px;bottom:338px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t1h_288{left:69px;bottom:321px;letter-spacing:-0.13px;word-spacing:-0.63px;}
#t1i_288{left:69px;bottom:304px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1j_288{left:69px;bottom:279px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1k_288{left:69px;bottom:255px;letter-spacing:-0.14px;word-spacing:-1.08px;}
#t1l_288{left:69px;bottom:238px;letter-spacing:-0.07px;word-spacing:-0.48px;}
#t1m_288{left:69px;bottom:221px;letter-spacing:-0.07px;word-spacing:-0.46px;}
#t1n_288{left:69px;bottom:205px;letter-spacing:-0.07px;word-spacing:-0.82px;}
#t1o_288{left:69px;bottom:188px;letter-spacing:-0.09px;word-spacing:-0.48px;}

.s1_288{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_288{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_288{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_288{font-size:18px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s5_288{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s6_288{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts288" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg288Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg288" style="-webkit-user-select: none;"><object width="935" height="1210" data="288/288.svg" type="image/svg+xml" id="pdf288" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_288" class="t s1_288">9-6 </span><span id="t2_288" class="t s1_288">Vol. 3A </span>
<span id="t3_288" class="t s2_288">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_288" class="t s3_288">(The use of this option is not required for programs intended to run on the Intel486 processor, but is recommended </span>
<span id="t5_288" class="t s3_288">to ensure compatibility with the Pentium 4, Intel Xeon, P6 family, and Pentium processors.) </span>
<span id="t6_288" class="t s3_288">Like self-modifying code, cross-modifying code will execute at a lower level of performance than non-cross-modi- </span>
<span id="t7_288" class="t s3_288">fying (normal) code, depending upon the frequency of modification and specific characteristics of the code. </span>
<span id="t8_288" class="t s3_288">The restrictions on self-modifying code and cross-modifying code also apply to the Intel 64 architecture. </span>
<span id="t9_288" class="t s4_288">9.1.4 </span><span id="ta_288" class="t s4_288">Effects of a LOCK Operation on Internal Processor Caches </span>
<span id="tb_288" class="t s3_288">For the Intel486 and Pentium processors, the LOCK# signal is always asserted on the bus during a LOCK operation, </span>
<span id="tc_288" class="t s3_288">even if the area of memory being locked is cached in the processor. </span>
<span id="td_288" class="t s3_288">For the P6 and more recent processor families, if the area of memory being locked during a LOCK operation is </span>
<span id="te_288" class="t s3_288">cached in the processor that is performing the LOCK operation as write-back memory and is completely contained </span>
<span id="tf_288" class="t s3_288">in a cache line, the processor may not assert the LOCK# signal on the bus. Instead, it will modify the memory loca- </span>
<span id="tg_288" class="t s3_288">tion internally and allow it’s cache coherency mechanism to ensure that the operation is carried out atomically. This </span>
<span id="th_288" class="t s3_288">operation is called “cache locking.” The cache coherency mechanism automatically prevents two or more proces- </span>
<span id="ti_288" class="t s3_288">sors that have cached the same area of memory from simultaneously modifying data in that area. </span>
<span id="tj_288" class="t s5_288">9.2 </span><span id="tk_288" class="t s5_288">MEMORY ORDERING </span>
<span id="tl_288" class="t s3_288">The term </span><span id="tm_288" class="t s6_288">memory ordering </span><span id="tn_288" class="t s3_288">refers to the order in which the processor issues reads (loads) and writes (stores) </span>
<span id="to_288" class="t s3_288">through the system bus to system memory. The Intel 64 and IA-32 architectures support several memory-ordering </span>
<span id="tp_288" class="t s3_288">models depending on the implementation of the architecture. For example, the Intel386 processor enforces </span>
<span id="tq_288" class="t s6_288">program ordering </span><span id="tr_288" class="t s3_288">(generally referred to as </span><span id="ts_288" class="t s6_288">strong ordering</span><span id="tt_288" class="t s3_288">), where reads and writes are issued on the system </span>
<span id="tu_288" class="t s3_288">bus in the order they occur in the instruction stream under all circumstances. </span>
<span id="tv_288" class="t s3_288">To allow performance optimization of instruction execution, the IA-32 architecture allows departures from strong- </span>
<span id="tw_288" class="t s3_288">ordering model called </span><span id="tx_288" class="t s6_288">processor ordering </span><span id="ty_288" class="t s3_288">in Pentium 4, Intel Xeon, and P6 family processors. These </span><span id="tz_288" class="t s6_288">processor- </span>
<span id="t10_288" class="t s6_288">ordering </span><span id="t11_288" class="t s3_288">variations (called here the </span><span id="t12_288" class="t s6_288">memory-ordering model</span><span id="t13_288" class="t s3_288">) allow performance enhancing operations such as </span>
<span id="t14_288" class="t s3_288">allowing reads to go ahead of buffered writes. The goal of any of these variations is to increase instruction execu- </span>
<span id="t15_288" class="t s3_288">tion speeds, while maintaining memory coherency, even in multiple-processor systems. </span>
<span id="t16_288" class="t s3_288">Section 9.2.1 and Section 9.2.2 describe the memory-ordering implemented by Intel486, Pentium, Intel Core 2 </span>
<span id="t17_288" class="t s3_288">Duo, Intel Atom, Intel Core Duo, Pentium 4, Intel Xeon, and P6 family processors. Section 9.2.3 gives examples </span>
<span id="t18_288" class="t s3_288">illustrating the behavior of the memory-ordering model on IA-32 and Intel-64 processors. Section 9.2.4 considers </span>
<span id="t19_288" class="t s3_288">the special treatment of stores for string operations and Section 9.2.5 discusses how memory-ordering behavior </span>
<span id="t1a_288" class="t s3_288">may be modified through the use of specific instructions. </span>
<span id="t1b_288" class="t s4_288">9.2.1 </span><span id="t1c_288" class="t s4_288">Memory Ordering in the Intel® </span><span id="t1d_288" class="t s4_288">Pentium® and Intel486™ Processors </span>
<span id="t1e_288" class="t s3_288">The Pentium and Intel486 processors follow the processor-ordered memory model; however, they operate as </span>
<span id="t1f_288" class="t s3_288">strongly-ordered processors under most circumstances. Reads and writes always appear in programmed order at </span>
<span id="t1g_288" class="t s3_288">the system bus—except for the following situation where processor ordering is exhibited. Read misses are </span>
<span id="t1h_288" class="t s3_288">permitted to go ahead of buffered writes on the system bus when all the buffered writes are cache hits and, there- </span>
<span id="t1i_288" class="t s3_288">fore, are not directed to the same address being accessed by the read miss. </span>
<span id="t1j_288" class="t s3_288">In the case of I/O operations, both reads and writes always appear in programmed order. </span>
<span id="t1k_288" class="t s3_288">Software intended to operate correctly in processor-ordered processors (such as the Pentium 4, Intel Xeon, and P6 </span>
<span id="t1l_288" class="t s3_288">family processors) should not depend on the relatively strong ordering of the Pentium or Intel486 processors. </span>
<span id="t1m_288" class="t s3_288">Instead, it should ensure that accesses to shared variables that are intended to control concurrent execution </span>
<span id="t1n_288" class="t s3_288">among processors are explicitly required to obey program ordering through the use of appropriate locking or seri- </span>
<span id="t1o_288" class="t s3_288">alizing operations (see Section 9.2.5, “Strengthening or Weakening the Memory-Ordering Model”). </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
