library ieee;
use ieee.std_logic_1164.all;

entity lab2_and is
port( a,b,c     : in std_logic;
      output : out std_logic
);

end lab2_and;

architecture lab2_and_arch of lab2_and is
begin
output <= a and b and c;
end lab2_and_arch; 
